Memory capacity 2048 bytes. one RAM chip size 128 X8 so Regd. no. of RAM clip = 2048 = 16 chips. 2048 = 2" : 11 address bus lines should be used to access 2048 bytes. each RAM claip of size 128 X8 => 128 = 27.

80 7 address lines will be common to each clips. total no. of lines of address bus \$ 11. common no. to and all the chips 7. so 4 lines must be decoded for chip select there are 16 chips. so 4×16 decoder needs to be used. The cache courists of 64 lines. 64 lines are divided into four line sets. So, in 1 set there are four-lines. : 4 lines in 1set. 20 64 lines in 4 x64 = 16 sets. so the cache is divided into 16 sets of 4 lines each. so 4 bits overequired to identify the set no. Now main memory couriets of 4k blocks = 22.210 01011000 $31124 1 = 2^{12}$ blocks so total address lines = 121. 4 bits are required to identify set no. so length of tag field = 12-428. each word length 128 = 27. So 7 bits one required to specify the word. Main memory address = Tag set word

