Tutorial 9:	
1. RISC pipeline: Reduced instruction set computer (RISC)	pipeline
An ability to execute instructions at the rate of	7 7
	j
one per clock cycle.	ses:
say a three segment instruction pipeline has following pha	
1: Instruction A: ALU operation	
E: Execute Instruction.	
Now, say the operation of following four instruction	
happy (24 2. 1) 2(c) kind to 18 chandred & about John	}-
1. LOAD: RI - M [address]	
2. LOAD: R2 - M [address 2]	
3. IADD: R3 + R1+R2	
41 STORE: M[address 3] + R3	
The Market of the second of th	
and the state of t	
Clock 1 2 3 4 5 6 Clock 1 2 3 4	5 6
1. LOADRI I A E	
2. LOADR2 I A E S	
3. ADD R3 I AKE 3. No-operation I A	E
4. STORE VI JIA E 4. ADD R3 I	A E
S. CFORE	
A second of the	
so helve actually af	ter
	12
LOAD R2 it is warting	

called as pipeline timing with delayed load

ch while

and the second second	
•	Delayed Branch: say the following five/six instructions:
	Load from memory to RI
	morement R2
	Add R3 to R4
	Subtract R5 from R6
	Branch to address x.
	Next instruction in x.
~ .	In this delayed branch system mo-operation instruction are
	being fetched from the memory and they are ensurted
	through the pipeline when the branch instruction is
	executed. It is up to the compiler to find useful instructions
	to put after the branch instruction. Failing that the compile
	can insert no-op instructions.
	in all word fridge fring fridails in
	clock 1 2 3 4 5 6 7 8 9 10
	1. Load 1 In Al Eq probably out the
	2. increment I I A E
	3 Add OLA II A ENDIN
	4. Subtract I A E
	5. Branch to X
	6. No-operation
	7. No-operation I A E
	8. Next instruction in X. I A E
	a see filler fe dip ford of allery in 1900 to
2	LOAD RI & M[312]
-	Add R2 = R2+M[313] FI DA PO EX.
	Increment ly & Rz +1 Pr
	STORE M[314] + R3 FI DA
	P1

so seg Ex: transer memory to BI
Fo: lead M[313]
DA: Decode (increment) instruction
F1: Fetch the instruction from memory.
8. RISC -> I LOAD RI Memory [313]
A INCOMENT PIE EITI
Stage 1 2 3 4.
imtr1. 1 A E
- dinal and add applointing tops of the later the said
- between posts has promise my off to believe give "
Before the completion of
- Louis by loading into Ry itis to the site of the sit
not possible to increment.
- 20 200 don kraje prod krave van j
4. 4 floating point pipeline processor.
each processor uses or cycle time of 40 ns.
total 400 floating-point operations one there.
so 400 operations will be divided into each of four processors
so processing time: 400 x40 = 4000 ms.
uning a single pipeline, prayde time is given 10 ms.
•
so processing time 400 x 10 = 4000 ms
so no change.
- 1 A L A M AND
5. 250 billion bloaking-point operations so 250×109
100 megflop => 100 million flooring point operation 100 × 10
so suguired time = 250×109 sec.
100 X 106
= 2500 Sec = 41.67 minutes.