Tutorial 5

ECSE104L

Ques 1- Design 4 bit adder subtractor that can handle both the cases. Then write Verilog code for the same design.

Ques 2. Analyze 4 bit ripple carry adder and carry lookahead adder in terms of number of level and in terms of gate input(G) and gate input with not(GN).