Tutorial 4 (Don't Care, Decoder)

ECSE104L

1. Simplify the following Boolean function F, together with the don't-care conditions d.

```
a. F(A,B,C,D) = \sum (0, 6, 8 13, 14)

d(A,B,C,D) = \sum (2,4,10)

b. F(A,B,C,D) = \sum (2,4,7, 10,12)

d(A,B,C,D) = \sum (0,6,8)
```

2. Draw the logic diagram for the following Verilog description and convert into behavioural Verilog code

```
\label{eq:module} \begin{array}{l} \textbf{module} \ Circuit\_A \ (A, B, C, D, F);\\ \textbf{input} \ A, B, C, D;\\ \textbf{output} \ F;\\ \textbf{wire} \ w, x, y, z, a, d;\\ \textbf{or} \ (x, B, C, d);\\ \textbf{and} \ (y, a, C);\\ \textbf{and} \ (y, a, C);\\ \textbf{and} \ (w, z, B);\\ \textbf{and} \ (z, y, A);\\ \textbf{or} \ (F, x, w);\\ \textbf{not} \ (a, A);\\ \textbf{not} \ (d, D);\\ \textbf{endmodule} \end{array}
```

3. Design BCD to Excess-3 Code decoder truth table is as follows

Truth Table for Code Conversion Example

Input BCD	Output Excess-3 Code
ABCD	wxyz
0000	0 0 1 1
0001	0 1 0 0
0010	0 1 0 1
0011	0 1 1 0
$0\ 1\ 0\ 0$	0 1 1 1
0 1 0 1	$1\ 0\ 0\ 0$
0110	1001
0 1 1 1	1010
$1\ 0\ 0\ 0$	1011
1001	1 1 0 0