| Experiment No. 2 |
|------------------------------------|
| Basic gates using universal gates. |
| Name: AARYAN CHANDRAKANT GOLE |
| Roll Number: 12 |
| Date of Performance: |
| Date of Submission: |



Vidyavardhini's College of Engineering and Technology Department of Artificial Intelligence & Data Science

Aim - To realize the gates using universal gates.

Objective -

- 1) To study the realization of basic gates using universal gates.
- 2) Understanding how to construct any combinational logic function using NAND or NOR gates only.

Theory -


AND, OR, NOT are called basic gates as their logical operation cannot be simplified further. NAND and NOR are called universal gates as using only NAND or only NOR, any logic function can be implemented.

Components required -

- 1. IC's 7400(NAND) 7402(NOR)
- 2. Bread Board.
- 3. Connecting wires.

Circuit Diagram -








Vidyavardhini's College of Engineering and Technology

Department of Artificial Intelligence & Data Science

(e) Ex-OR gate: $Y = A \oplus B$



| A | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Implementation using NOR gate:

(a) NOT gate:


$$Y = A'$$



| A | Y |
|---|----|
| 0 | 1 |
| 1 | 0. |

(b) AND gate:


$$Y = A \cdot B$$



| A | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |
| | 7 | |

(c) OR gate:


Y = A + B



| A | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

(d) NAND gate:


$$Y = (AB)'$$



| A | В | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(e) Ex-NOR gate:

$$Y = A \odot B = (A \oplus B)'$$



| A | B | Y |
|---|---|---|
| 0 | 0 | |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |




Vidyavardhini's College of Engineering and Technology Department of Artificial Intelligence & Data Science

Procedure:

- a) Connections are made as per the circuit diagrams.
- b) By applying the inputs, the outputs are observed and the operations are verified with the help of truth table.

Output –

0-



3) Bool Exp: y = AC + B'C + ABC' => B'C + AB

CSL302: Digital Logic & Computer Organization Architecture Lab



Vidyavardhini's College of Engineering and Technology Department of Artificial Intelligence & Data Science

Conclusion-

The practical exploration carried out on universal gates in Logisim has imparted valuable perspectives on the adaptability and operation of these crucial components in digital logic. We have illustrated how universal gates excel at executing a diverse array of logical operations, underscoring their vital role in contemporary digital circuitry. This experiment highlights the significance of comprehending and harnessing universal gates within the realm of digital electronics, paving the path for the development of more efficient and versatile circuitry.