CS-2110 A/B/C Quiz 1 (C)

Aaryan Vinay Potdar

TOTAL POINTS

96 / 100

QUESTION 1

11A4/4

√ + 4 pts Correct (1010 0001, no overflow)

+ 2 pts ANS or Overflow incorrect

+ 0 pts incorrect

QUESTION 2

21B4/4

√ + 4 pts Correct (1100 1011, yes overflow)

+ 2 pts ANS or Overflow incorrect

+ 0 pts incorrect

QUESTION 3

31C6/6

√ + **6 pts** *Correct* (255)

+ 0 pts Incorrect

+ 2 pts Partial - Binary (11111111)

QUESTION 4

41D6/6

√ + **6 pts** *Correct* (6, 6)

+ 3 pts Partially correct - one answer correct

+ 0 pts Incorrect

QUESTION 5

51E6/6

√ + 6 pts Correct (0xFFB7, 0x003F)

+ 3 pts Partially correct - one answer correct

+ 2 pts Partial credit - both correct but in binary

+ 0 pts Incorrect

QUESTION 6

1F 24 pts

6.1 **i 4 / 4**

√ + 4 pts Correct (True)

+ 2 pts Partially Correct (True, wrong

explanation)

+ 0 pts incorrect

6.2 **ii 4 / 4**

√ + 4 pts Correct (True)

+ 2 pts Partially Correct (True, wrong

explanation or false, right explanation)

+ 0 pts Incorrect

6.3 **iii 4 / 4**

√ + 4 pts Correct (True)

+ 2 pts Partially Correct (True, wrong

explanation)

+ 0 pts incorrect

6.4 iv 0 / 4

+ 4 pts Correct (True)

+ 2 pts Partially correct (True + Wrong

explanation)

√ + 0 pts Incorrect

6.5 V 4 / 4

- √ + 4 pts Correct (False)
- + 2 pts Partially correct (False + Wrong explanation)
 - + 0 pts Incorrect

6.6 VI 4 / 4

- √ + 4 pts Correct (False)
- + 2 pts Partially correct (False + Wrong explanation)
 - + 0 pts incorrect

QUESTION 7

72A8/8

- √ + 8 pts Fully Correct (0,0,0,0,0,0,0,0)
 - + 6 pts 1 row incorrect
 - + 4 pts 2 rows incorrect
 - + 2 pts 3 rows incorrect
 - + 4 pts Inverse
 - + 0 pts 4 or more row incorrect

QUESTION 8

82B8/8

- √ + 8 pts Correct (NOT)
 - + 4 pts incorrect(NAND)
 - + **0 pts** incorrect

QUESTION 9

92C9/9

√ + 9 pts Correct

![Screenshot_2023-09-13_at_8.10.16_PM.png](/files/da1c10f8-403c-48f6-8fcb-cb0282643545)

- + 0 pts incorrect
- + 6 pts Mostly correct (e.g. no output wire, switched n/p types). Drawing a NAND doesn't count (wrong)

QUESTION 10

10 3A 8 / 8

- √ + 8 pts Fully Correct (1,0,0,1,1,1,0,1)
 - + 4 pts Inverse
 - + 6 pts 1 row incorrect
 - + 4 pts 2 rows incorrect
 - + 2 pts 3 rows incorrect
 - + 0 pts 4 or more row incorrect

QUESTION 11

113B8/8

√ + 8 pts

![Screenshot_2023-09-

13_at_8.17.40_PM.png](/files/c5a79ac4-70ba-4939b59a-f9cea4b0aaee)Correct (Example or equivalent)

+ 0 pts incorrect

QUESTION 12

12 3C 9/9

√ + 9 pts Correct (Example or equivalent)

![Image_9-13-23_at_8.24_PM.png](/files/55b0e243-6e66-4a38-8282-782edc576e79)

- + **5 pts** Structure is correct (e.g 2 muxes feeding into a 3rd mux), but inputs/positioning
 - + 0 pts incorrect

Name [PRINT CLEARLY]: AARYAN POTDAR

GT username (e.g. gburdell3): apotdan 31

CS 2110: Computer Organization and Programming Gupta/Conte/Adams Fall 2023

QUIZ 1 VERSION C

This exam is given under the Georgia Tech Honor Code System. Anyone found to have submitted copied work instead of original work will be dealt with in full accordance with Institute policies.

Georgia Tech Honor Pledge: "I commit to uphold the ideals of honor and integrity by refusing to betray the trust bestowed upon me as a member of the Georgia Tech community."

[MUST sign:]

- THIS IS A CLOSED BOOK, CLOSED NOTES EXAM
- NO CALCULATORS
- This examination handout has 5 pages.
- Do all your work in this examination handout.
- Use the back of the exam sheets if necessary.
- WHERE NEEDED, SHOW ALL YOUR INTERMEDIATE RESULTS TO RECEIVE FULL CREDIT

In case you forgot, here are some good facts to

know:

		X	2 ^x
Hex	Dec	1	2
0x1	1	2	4
0x2	2	3	8
0x3	3	4	16
0x4	4	5	32
0 x 5	5	6	64
0x6	6	7	128
0x7	7	8	256
0x8	8	9	512
0x9	9	10	1024
0xA	10	11	2048
0xB	11	12	4096
0xC	12	13	8192
0xD	13	14	16,384
0xE	14	15	32,768
0xF	15	16	65,536

Problem	Points	Score
1	50	
2	25	
3	25	
TOTAL	100	


GOOD LUCK!

More good facts to know:

 $1K = 2^{10}$ $1M = 2^{20}$ $1G = 2^{30}$ $1T = 2^{40}$ $1P = 2^{50}$ $1E = 2^{60}$

1. [50 pts] Answer the following short questions full credit.	Show your work (where needed) to receive
---	--

(a) Compute the following operation on two 2's complement 8-bit binary numbers. Write your answer as a 2's complement 8-bit binary number. Then circle "Yes" if the calculation results in overflow, otherwise circle "No." The word size is 8 bits.



(b) Compute the following operation on two 2's complement 8-bit binary numbers. Write your answer as a 2's complement 8-bit binary number. Then circle "Yes" if the calculation results in overflow, otherwise circle "No." The word size is 8 bits.

(c) Compute the following operation that uses bitwise operators on **unsigned 8-bit hex numbers**. Write your answer as an **unsigned decimal number**.

(0xA9 AND 0x8D) OR 0x7F

ANS:
$$255$$

10101001 | 0001001 | 11111 | $2^7 + 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^4 + 2^6$

(e) Sign-extend the following 2's complement 8-bit hexadecimal numbers to 16 bits. Write your answer as a 2's complement 16-bit hexadecimal number. We have already written the conventional hexadecimal prefix (0x) for you.

(f) Answer the following true/false questions by circling "true" or "false," and then give a reason for each answer:


FRUE or FALSE	A and B are numbers encoded in IEEE floating point. Because of the ordering of the sign bit, encoded-exponent and fraction fields in IEEE floating point, testing "is A is greater than B?" can be done by assuming A and B are already encoded as sign-magnitude integers. Why or why not? The first bit corresponds to the sign bit. A o indicates a tree than B? " can be indicated a tree that and a 1 indicates a -ve number. Hence, sign-magnitude integer comparisons can be made.
TRUE of FALSE	You cannot buy a "Turing Machine" (as Alan Turing conceived of it) at your local electronics store because it does not refer to a physical contraption that Turing built. Why or why not? A turing machine is from by another twing machine. A turing machine is formed also that electronics are composed multiple connected turing machine.
TRUE or FALSE	A 5-to-32 decoder has 5 selector bit lines. Why or why not? N=5 2 = 32 hence 5 selector bits. Each Lelector bit can have a selector bit line.
TRUE of FALSE	Signed magnitude defines an encoding for both +0 and -0. Why or why not? Signed magnitude only encodes (+) 0. There's and 9 > 0000 > 0 > taggle bits
TRUE of FALSE	An 8-to-1 mux has 4 selector bit lines. Why or why not? 8 = 2 ⁿ => n = 3 o There will be 3 selector bits, Mence 3 reletter bit lines.
TRUE of FALSE	I can represent 64 with two's complement and a word size of 7 bits. Why or why not? Than # > 2 -1 = 2 -1 = 64 -1 = 63 64 & greater tran 63, so the compate be represented with 7 bit mord fize.

2. [25 pts] Answer the following questions about transistors. Show your work.

(a) Complete the truth table for the	ne fo	llow	ing (CMOS t	ransistor diagram:
	A	В	C	OUT	ransistor diagram:
	0	0	0	0	V
	0	0	1	0	B - D 0 No
	0	1	0	0	c-10-100
	0	1	1	0	
	1	0	0	0	
	1	0	1	0	A -
	1	1	0	0	c T
	1	1	1	0	nall cases on of the NOBS if is 1, outputing
_					and an antachia
					NOBS if to 2, superior
_ + _ +	T				
	ł				
† †	5				
	1	6 V			
B	I				T
	į				01.
الحالا	1				715
7	\rightarrow				

	_				OUT
+ +					
	ړړ				م ل با ب
1 1	'ኒ	/. I			
00	1	61	_	_	
					→
A>45	ıĽ			L	
	+				
<u> </u>	∇				
ightharpoons		9	1	1/1)9
		V	4/	1/17	/ 1
		1	A-/	40	

(b) Which logic gate does the following circuit correspond to? Your answer should be the name



NOT

Name of the gate this circuit performs:


0-1

Emplanation - tre diagram represents a NANDgate followed by 2 NOT gate. Mis acts as a NAND gate However, we only have I imput.
The input gets flipped in the
NANO get, behaving as a NOT
Cate. Honce, it action a
NOT gate.


A B ONANO

(c) Re-draw the following circuit using only 4 transistors by applying DeMorgan's Laws.


Not gont




- 3. [25 pts] Answer the following questions about gates. Show your work.
 - (a) Complete the truth table for the logic diagram as shown.



(b) Re-draw the following circuit using <u>only</u> AND and OR gates with two inputs (AND2 and OR2 gates). Do *not* attempt to minimize the logic or simplify it.





(c) Consider a 4-to-1 mux with 4 input signals for A, B, C, and D, and 2 selector signals S0 and S1. The symbol and a table that describes the behavior of a 4-to-1 mux follow:

S1	S0	Output	A-lo
0	0	A	В
0	1	В	
1	0	C	C-
1	1	D	D

However, you only have 2-to-1 muxes and wires that you can use to build this 4-to-1 mux. The symbol and a table that describes the behavior of a 2-to-1 mux follow:

S	Output	A
0	A	^ -•
1	В	B-

Construct a 4-to-1 mux using only 2-to-1 muxes and wires:

