MIPS Instruction Types

Instruction

Туре	-31-	fo	format (bits)				
R	opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	funct (6)	
I	opcode (6)	rs (5)	rt (5)		immediate ((16)	
J	opcode (6)			address (26)			

R-Type Instructions (Opcode 000000)

Main processor instructions that do not require a target address, immediate value, or branch displacement use an R-type coding format. This format has fields for specifying of up to three registers and a shift amount.

For instructions that do not use all of these fields, the unused fields are coded with all 0 bits. All R-type instructions use a 000000 opcode. The operation is specified by the function field.

opcode	rs	rt	rd	sa	function
(6)	(5)	(5)	(5)	(5)	(6)

Instruc	tion	Function		
add	rd, rs, rt	100000		
addu	rd, rs, rt	100001		
and	rd, rs, rt	100100		
break		001101		
div	rs, rt	011010		
divu	rs, rt	011011		
jalr	rd, rs	001001		
jr	rs	001000		
mfhi	rd	010000		
mflo	rd	010010		
mthi	rs	010001		
mtlo	rs	010011		
mult	rs, rt	011000		
multu	rs, rt	011001		
nor	rd, rs, rt	100111		
or	rd, rs, rt	100101		
sll	rd, rt, sa	000000		
sllv	rd, rt, rs	000100		
slt	rd, rs, rt	101010		
sltu	rd, rs, rt	101011		
sra	rd, rt, sa	000011		
srav	rd, rt, rs	000111		
srl	rd, rt, sa	000010		
srlv	rd, rt, rs	000110		
sub	rd, rs, rt	100010		
subu	rd, rs, rt	100011		
syscall	75-26-2 5	001100		
xor	rd, rs, rt	100110		

I-Type Instructions (All opcodes except 000000, 00001x, and 0100xx)

I-type instructions have a 16-bit immediate field that codes an immediate operand, a branch target offset, or a displacement for a memory operand. For a branch target offset, the immediate field contains the signed difference between the address of the following instruction and the target label, with the two low order bits dropped. The dropped bits are always 0 since instructions are wordaligned.

For the bgez, bgtz, blez, and bltz instructions, the rt field is used as an extension of the opcode field.

opcod (6)	le	rs (5)	rt (5)		immediate (16)		
	_		(5)	_	01-		
Instru			11		Opcode	Notes	
addi			mediate		001000		
addiu	_		mediate		001001		
andi			nmediate	е	001100		
beq		s, rt, lal			000100		
bgez	r	s, label			000001	rt = 00001	
bgtz	r	s, label			000111	rt = 00000	
blez	r	s, label			000110	rt = 000000	
bltz	r	s, label			000001	rt = 000000	
bne	r	s, rt, lal	bel		000101		
lb	r	t, imme	ediate(rs	(3	100000		
lbu	r	t, imme	ediate(rs	(3	100100		
lh	r	t, imme	ediate(rs	(3	100001		
lhu	r	t, imme	ediate(rs	(3	100101		
lui	r	t, imme	ediate		001111		
lw	r	t, imme	ediate(rs	(3	100011		
lwc1	r	t, imme	ediate(rs	(3	110001		
ori	r	t, rs, im	nmediate	е	001101		
sb	r	t, imme	ediate(rs	s)	101000		
slti	r	t, rs, im	mediate	е	001010		
sltiu	r	t, rs, im	mediate	е	001011		
sh	r	t, imme	ediate(rs	(3	101001	22 320	
sw	r	t, imme	ediate(rs	(3	101011		
swc1	r	t, imme	ediate(rs	s)	111001		
xori	r	t, rs, im	mediate	е	001110		

\$t0 - \$t7 are reg's 8 - 15

\$t8 - \$t9 are reg's 24 - 25

\$s0 - \$s7 are reg's 16 - 23

J-Type Instructions (Opcode 00001x)

The only J-type instructions are the jump instructions j and jal. These intructions require a 26-bit coded address field to specify the target of the jump. The coded address is formed from the bits at positions 27 to 2 in the binary representation of the address. The bits at positions 1 and 0 are always 0 since instructions are word-aligned.

When a J-type instruction is executed, a full 32-bit jump target address is formed by concatenating the high order four bits of the PC (the address of the instruction following the jump), the 26 bits of the target field, and two 0 bits.

opcode	target	
(6)	(26)	

Instruction Op		Opcode	Target
j	label	000010	coded address of label
jal	label	000011	coded address of label

Coprocessor Instructions (Opcode 0100xx)

The only instructions that are described here are the floating point instructions that are common to all processors in the MIPS family. All coprocessor instructions instructions use opcode 0100xx. The last two bits specify the coprocessor number. Thus all floating point instructions use opcode 010001.

The instruction is broken up into fields of the same sizes as in the R-type instruction format. However, the fields are used in different ways.

Most floating point intructions use the format field to specify a numerical coding format: single precision (.s), double precision (.d), or fixed point (.w). The mfc1 and mt c1 instructions uses the format field as an extension of the function field.

opcode (6)	format (5)	ft (5)	fs (5)	fd (5)	function (6)
Instruc	tion	Function	Format		
add.s	fd, fs, ft	000000	10000		
cvt.s.w	fd, fs, ft	100000	10100	_	
cvt.w.s	fd, fs, ft	100100	10000		
div.s	fd, fs, ft	000011	10000	_	
mfc1	ft, fs	000000	00000		
mov.s	fd, fs	000110	10000		
mtc1	ft, fs	000000	00100		
mul.s	fd, fs, ft	000010	10000		
sub.s	fd, fs, ft	000001	10000		

OPCODE map

Table of opcodes for all instructions:

	000	001	010	011	100	101	110	111
000	R-type		j	jal	beq	bne	blez	bgtz
001	addi	addiu	slti	sltiu	andi	ori	xori	
010								
011	llo	lhi	trap					
100	lb	lh		lw	lbu	lhu		
101	sb	sh		sw				
110								
111								

FUNC map of R-type instructions

Table of function codes for register-format instructions:

	000	001	010	011	100	101	110	111
000	sII		srl	sra	sllv		srlv	srav
001	jr	jalr						
010	mfhi	mthi	mflo	mtlo				
011	mult	multu	div	divu				
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

Some R-type instructions grouped by their familiarity:

Instruc	tion	Function
ad d	rd, rs, rt	100000
ad du	rd, rs, rt	100001
sub	rd, rs, rt	100010
subu	rd, rs, rt	100011
an d	rd, rs, rt	100100
or	rd, rs, rt	100101
xor	rd, rs, rt	100110
nor	rd, rs, rt	100111
slt	rd, rs, rt	101010
sltu	rd, rs, rt	101011
sll	rd, rt, sa	000000
srl	rd, rt, sa	000010
sllv	rd, rt, rs	000100
srlv	rd, rt, rs	000110
sra	rd, rt, sa	000011
srav	rd, rt, rs	000111