
think programme.obj expension changed (object file expension changed (is created) (F7 to execute the program in debugger Lecture Mablione . If anotheretion can be present onywhere Size of instruction varies L> complicates interpretion decoder ISA :-· operands for Avidh melie | hogie operandion can be in register | memory LO RISC -> operands for only on registers

Li Register -> Register Anchitecture



CJSC - A,B

RISC (only register (no memory)

LDA RO, A

LDA RI, B

MUL RO, RI

STR A, RO

Basic Parallel Techniques (instead of 1 bois)
(to speed up the 2 components)

Pi pelining Replication

165 167 103 167 9 cycles Just muchion ~> Fet CA ~ Decode ~ Execute Pipeline hazards IF1 IDIJE. IF 2 ID2 JE ID JES IFX cy des ADD R2, R1, R3 SBR RZ, RZ, RZ STR RZ3 b Evolution J rp clock speed Nome Tensistors Date Data width 1974 6K 2MHZ 8 8080 1978 5nHz 294 16 808 C 12 16 134K 1382 80286 16-33 32 275K 1285 80386 1989 80486 1.2 m 20-100 32 Pentium 32 | 64 3.1 m 60-200 (333 233-950 1997 7.5 M 32/64 Pentium I 450 - 933MH232/69 9.5 M 1999 Pendon TI 1.5672 Pention 3464 2000 42 M