

INDIA_CRYPTO_SOC

Frequently Asked Questions

Technical Q&A -- All Questions from Design Review

7 Questions | Complete Answers | RTL-Level Explanations

Topics Covered:

SoC Architecture * Register File ECC * Ring Oscillator TRNG
NIST SP 800-90B * CTR Mode Encryption * GitHub Workflow
AES-256-CA * AXI Firewall * HMAC Authentication

About This Document

This document compiles all technical questions raised during the INDIA_CRYPTOSOC design review session, along with complete answers grounded in the actual RTL implementation. Every answer references the specific Verilog modules, register addresses, and design parameters from the implemented chip. The chip targets TSMC 28nm HPC process at 300 MHz and is designed for encrypting Indian government documents including Aadhaar PDFs (UIDAI), NIC/DigiLocker government documents, and ABDM medical records.

Question Index

Q#	Question	Page
Q1	Does the SoC do both encryption AND decryption?	3
Q2	Explain the whole SoC -- what does each part do?	4
Q3	What is Register File ECC?	8
Q4	How is the Ring Oscillator TRNG generated and how is it used?	11
Q5	Why is NIST SP 800-90B used?	14
Q6	How do encryption and decryption use the same key?	17
Q7	What makes this SoC suitable for Indian government applications?	20

Q1

Does the SoC do both encryption AND decryption?

SHORT ANSWER: YES. The INDIA_CRYPTOSOC performs both encryption and decryption using the same AES-256-CA hardware. In CTR (Counter) mode, the encrypt and decrypt operations are mathematically identical -- the same keystream XOR operation works in both directions.

DETAILED ANSWER

1. CTR Mode Symmetry

In CTR mode, AES never directly processes your data. It generates a keystream by encrypting a counter value, then XORs that keystream with your data. XOR is its own inverse:

```
Encrypt: Ciphertext = Plaintext XOR Keystream
Decrypt: Plaintext = Ciphertext XOR Keystream (same operation!)
```

2. What Each Component Does

SoC Block	Role in Encrypt	Role in Decrypt
AES-256-CA Accelerator	Generates keystream blocks	Same -- identical keystream
RV32IM CPU	XORs keystream with data	Same -- XORs keystream with ciphertext
RO-TRNG	Generates fresh IV and session keys	Not used (replay same key+IV)
Hamming SEC-DED ECC	Protects key material in SRAM	Same -- ECC always active
AXI Firewall	Blocks unauthorized key register access	Same -- security enforced both ways
India PDF Engine	Encrypts PDF, computes HMAC tag	Decrypts PDF, verifies HMAC tag

3. The CTRL Register

The PDF Engine CTRL register at 0x3000_2000:

```
CTRL[0] = START    -- begin operation
CTRL[1] = DECRYPT    -- 0=encrypt, 1=decrypt
CTRL[2] = IRQ_EN    -- interrupt on completion

The AES core rounds run identically either way.
Only the HMAC verification logic changes.
```

4. Proof from Demo

The pdf_encrypt_decrypt.py demo proved this:

Original PDF: SHA-256 = 1e8cc58f...d1102
Encrypted: 89,755 bytes, 99% byte diffusion confirmed
Decrypted: SHA-256 = 1e8cc58f...d1102 (IDENTICAL)
%PDF header validated in decrypted output


Step	Result
Original PDF size	89,755 bytes
Bytes changed after encrypt	89,419 / 89,755 (99% diffusion)
SHA-256 match (original vs decrypted)	IDENTICAL
PDF header in decrypted output	%PDF-1.4 (valid)
HMAC-SHA256 auth tag	54521af5...3feb0 (verified)

Q2**Explain the whole SoC -- what does each part do?**

SHORT ANSWER: INDIA_CRYPTOSOC is a complete cryptographic System-on-Chip with 11 blocks: a hardened RISC-V CPU, AES-256-CA encryption accelerator, hardware TRNG, PDF engine with DMA, AXI fabric with firewalls, ECC-protected SRAM, and secure UART/I2C/SPI peripherals.

DETAILED ANSWER

SoC Block Diagram



Block-by-Block Reference

Block	RTL File	Address	Key Features
RV32IM CPU	rv32im_core.v	Master	5-stage pipeline, parity, PC guard, WDT, ECC
AES ISA Ext	aes_isa_ext.v	(co-proc)	Custom S-Box instruction, 1-cycle result
AES-256-CA	aes_ca_accel.v	0x3000_0000	14 rounds x 4 CA stages, LFSR stall, CTR mode
RO-TRNG	rosc_trng.v	0x3000_1000	RCT+APT health tests, Von Neumann, LFSR whitening
India PDF Engine	india_pdf_engine.v	0x3000_2000	DMA encrypt/decrypt, HMAC-SHA256, 3 app modes
AXI-Lite Crossbar	axi_lite_xbar.v	Fabric	2x8, address decode, priority arbitration
AXI Firewall (x6)	axi_firewall.v	Fabric	Per-master ACL, SLVERR deny, lock, logging
SRAM + ECC	india_crypto_soc.v	0x2000_0000	128KB dual-port, Hamming(39,32) SEC-DED
Boot ROM	india_crypto_soc.v	0x0000_0000	32KB, returns NOP (0x00000013)
Sec UART/I2C/SPI	secure_*.v	0x4000_xxxx	PULP IP + glitch filter/whitelist/CS guard
Hamming ECC	hamming_secdded.v	(library)	enc+dec for both SRAM and register file

seceng_irq Sources

Source	Signal	Condition	Firmware Response
PDF Engine	pdf_irq	Operation complete or error	Read STATUS, check auth_ok/auth_fail
AXI Firewall x6	fw2-fw7_deny_irq	Unauthorized access attempt	Read LAST_DENIED, log incident
CPU Register ECC	cpu_ecc_fatal	Double-bit error in register	Halt, re-initialize registers
SRAM ECC	sram_ded_sticky	Double-bit error in SRAM	Halt, report uncorrectable error
TRNG RCT	trng_rct_fail	30 same bits in a row	Stop key generation, alert
TRNG APT	trng_apr_fail	>397/512 bits same value	Stop key generation, alert
Watchdog	cpu_wdt_reset	No committed instr timeout	System reset triggered

Q3

What is Register File ECC?

SHORT ANSWER: Register File ECC protects the CPU's 32 general-purpose registers (x0-x31) from bit-flip errors caused by cosmic rays, radiation, or hardware fault injection attacks. It uses Hamming(7,4) encoding -- one code per 4-bit nibble -- to automatically correct single-bit errors and detect double-bit errors in every register read.

DETAILED ANSWER

1. The Problem

A RISC-V CPU has 32 registers, each 32 bits wide. These flip-flops can be upset by:

- Cosmic rays (high-energy particles causing single-event upsets)
- Gamma/X-ray radiation in secure facilities
- Hardware fault injection attacks (voltage/EM glitches)
- Temperature extremes during operation

If register x5 holds an AES key fragment and one bit flips silently, the entire encryption produces wrong output -- and the error is undetectable.

2. Two-Array Storage

```
reg [31:0] regfile      [0:31];    // plain 32-bit values  (for fast reads)
reg [55:0] regfile_ecc [0:31];    // ECC codes -- 56 bits per register
```

3. Hamming(7,4) Encoding

Each 32-bit register is split into 8 nibbles (4 bits each). Each nibble gets a Hamming(7,4) code: 4 data bits -> 7-bit codeword (3 parity bits added).

```
p1 = d[0] ^ d[1] ^ d[3]
p2 = d[0] ^ d[2] ^ d[3]
p3 = d[1] ^ d[2] ^ d[3]
codeword[6:0] = { d[3], d[2], d[1], p3, d[0], p2, p1 }
```

Nibble (d[3:0])	p1	p2	p3	7-bit Codeword
0b0000 (0x0)	0	0	0	0000000
0b1111 (0xF)	1	1	1	1111111
0b1010 (0xA)	1	1	0	1010110
0b0101 (0x5)	0	0	1	0101001
0b1101 (0xD)	0	1	0	1101010

4. Per-Nibble Layout

```

32-bit register value:
[31:28] [27:24] [23:20] [19:16] [15:12] [11:8] [7:4] [3:0]
nibble7 nibble6 nibble5 nibble4 nibble3 nibble2 nibble1 nibble0

```

```

56-bit ECC storage (regfile_ecc):
[55:49] [48:42] [41:35] [34:28] [27:21] [20:14] [13:7] [6:0]
ham(7) ham(6) ham(5) ham(4) ham(3) ham(2) ham(1) ham(0)
7 bits 7 bits 7 bits 7 bits 7 bits 7 bits 7 bits 7 bits

```

5. On Every Write

```

task regfile_write(addr, data):
    regfile[addr]      <= data;           // store plain value
    regfile_ecc[addr][6:0] <= ham_encode(data[3:0]); // nibble 0
    regfile_ecc[addr][13:7] <= ham_encode(data[7:4]); // nibble 1
    regfile_ecc[addr][20:14] <= ham_encode(data[11:8]); // nibble 2
    regfile_ecc[addr][27:21] <= ham_encode(data[15:12]); // nibble 3
    regfile_ecc[addr][34:28] <= ham_encode(data[19:16]); // nibble 4
    regfile_ecc[addr][41:35] <= ham_encode(data[23:20]); // nibble 5
    regfile_ecc[addr][48:42] <= ham_encode(data[27:24]); // nibble 6
    regfile_ecc[addr][55:49] <= ham_encode(data[31:28]); // nibble 7

```

6. On Every Read

```

function regfile_read_ecc(addr) -> [33:0]:
    decode all 8 nibbles via ham_decode()
    any_fatal = OR of all nibble fatal flags // double-bit in any nibble
    any_corr  = OR of all nibble corr flags  // single-bit corrected
    return { any_fatal, any_corr, corrected_32bit_data }

```

7. Error Response

Condition	any_corr	any_fatal	ecc_error	ecc_fatal	Action
No error	0	0	0	0	Normal operation
Single-bit error	1	0	1	0	Corrected silently, warning flag
Double-bit error	-	1	-	1	seceng_irq fires, firmware alerted
x0 always reads 0	-	-	0	0	Hard-wired zero, ECC skipped

8. Storage Overhead

Item	Calculation	Bits
Plain register file	32 registers x 32 bits	1,024 bits
ECC storage	32 registers x 56 bits	1,792 bits
ECC overhead	1,792 / 1,024 = 175%	768 extra bits
Physical area	~96 bytes equivalent	Negligible at 28nm

SHORT ANSWER: The RO-TRNG uses a free-running ring oscillator as a physical entropy source. The oscillator's inherent timing jitter -- caused by thermal noise in transistors -- is captured, debiased, health-tested, whitened, and accumulated into 32-bit random words. These words are used to generate AES-256 keys (256 bits = 8 reads) and nonces (128 bits = 4 reads) for each encryption session.

DETAILED ANSWER

1. What is a Ring Oscillator

A ring oscillator is an odd number of inverters connected in a loop. Since each inverter takes finite time to propagate, the output toggles continuously -- NOT synchronized to any clock. The oscillation frequency depends on transistor physics: threshold voltage, temperature, supply noise. This physical unpredictability is the entropy source.

```
Ring oscillator (conceptual):
+---> INV ---> INV ---> INV ---+
|                                   |
+-----+
      output: toggles freely
      frequency: ~GHz range, jitter: picosecond-scale
```

2. 7-Stage Generation Pipeline

Stage	Name	RTL Implementation	Purpose
1	Entropy source	rosc_ext input pin	Ring oscillator signal (off-clock domain)
2	Sync chain	sync0->sync1->sync2->sync3 (ASYNC_REG=TRUE)	Metastability resolution
3	Jitter extract	primary_bit=sync2^sync3; raw_bit=primary^secondary	Edge detection captures jitter as bits
4	RCT health test	rct_run counter, cutoff=30	Detect stuck/failed oscillator
5	APT health test	512-bit window, threshold=397	Detect biased output
6	Von Neumann	Pair-wise: 01->0, 10->1, 00/11->discard	Remove duty-cycle bias
7	Accumulate+whiten	32-bit shift reg XOR LFSR (poly=0x00400007)	Pack bits into words, final whitening

3. Jitter Extraction

```
// 4-stage sync chain captures the ring oscillator
sync0 <= rosc_ext;
sync1 <= sync0;    sync2 <= sync1;    sync3 <= sync2;

// 3 more delayed copies
sync3_d1 <= sync3; sync3_d2 <= sync3_d1; sync3_d3 <= sync3_d2;

// Extract jitter via XOR (edge detectors)
primary_bit  = sync2 ^ sync3;          // short-span edge detect
secondary_bit = sync3 ^ sync3_d3;      // long-span edge detect
raw_bit      = primary_bit ^ secondary_bit; // combined
```

4. RCT (Repetition Count Test)

Parameters: RCT_CUTOFF = 30

Rule: If the same raw_bit value repeats 30 or more times consecutively -> rct_fail_sticky = 1

Detects: Dead oscillator, stuck output, power rail failure, laser fault injection

5. APT (Adaptive Proportion Test)

Parameters: APT_WINDOW = 512, APT_THRESH = 397

Rule: Count matches to reference bit over 512-bit window. If count > 397 (77.5%) -> apt_fail_sticky = 1

Detects: Heavily biased output that still toggles but is not cryptographically uniform

6. Von Neumann Corrector

Input Pair	Decision	Output Bit	Probability (bias p)
"0 0"	Discard	(none)	$p \times p$
"0 1"	Emit	0	$p \times (1-p)$
"1 0"	Emit	1	$(1-p) \times p$
"1 1"	Discard	(none)	$(1-p) \times (1-p)$

Key insight: both "01" and "10" have equal probability $p \times (1-p)$ regardless of p. Result: output is perfectly 50/50 regardless of oscillator bias.

7. LFSR Whitening

```
// LFSR with maximal-length polynomial 0x00400007
lfsr_state <= {1'b0, lfsr_state[31:1]} ^
              (lfsr_state[0] ? 32'h0040_0007 : 32'h0);

// Output word = accumulated entropy XOR LFSR
trng_data  <= accum_word ^ lfsr_state;
trng_valid <= 1'b1;
```

8. How It Is Used

Consumer	Connection	Purpose	Quantity
India PDF Engine	Direct wire (trng_data, trng_valid)	Nonce/IV for CTR mode	4 reads = 128-bit nonce
CPU Firmware	AXI-Lite 0x3000_1000+0x000	AES-256 key generation	8 reads = 256-bit key
seceng_irq	rct_fail + apt_fail signals	Health failure alert	Always-on monitoring

9. TRNG Register Map

Offset	Register	Bits	Description
0x000	DATA	[31:0]	Read 32-bit random word. Reading this clears trng_valid.
0x004	STATUS	[0]=valid,[1]=rct_fail,[2]=apt_fail,[3]=fifo_full	Health and availability flags
0x008	CTRL	[0]=enable,[1]=test_mode,[2]=bypass_vn,[3]=rst_health	Configuration

Q5

Why is NIST SP 800-90B used?

SHORT ANSWER: NIST SP 800-90B is the international standard for hardware entropy sources. It is used because: (1) it is legally required for Indian government applications, (2) it defines the exact health tests (RCT and APT) that prove the TRNG is producing genuine randomness, and (3) without it, the AES-256 keys generated by this chip have no legal or cryptographic standing.

DETAILED ANSWER

1. What the 800-90 Series Is

Document	Full Title	Covers
SP 800-90A	Recommendation for Random Number Generation Using DRBGs	Software PRNG algorithms (CTR_DRBG, Hash_DRBG)
SP 800-90B	Recommendation for Entropy Sources for Random Bit Generation	Hardware entropy sources (THIS CHIP)
SP 800-90C	Recommendation for Random Bit Generator Constructions	Combining A and B into full RBG system

2. The Compliance Chain

```
FIPS 140-3 (cryptographic module certification)
|
+-- requires DRBG from SP 800-90A
    |
    +-- requires entropy source from SP 800-90B
        |
        +-- INDIA_CRYPT0_SOC RO-TRNG <-- HERE
            RCT: cutoff=30
            APT: window=512, thresh=397
```

3. Indian Regulatory Alignment

Regulation	Authority	Requirement	How This SoC Complies
IT Act 2000 + Amendments	MeitY	Use established cryptographic standards	AES-256, HMAC-SHA256, SP 800-90B
Aadhaar Security Framework	UIDAI	Certified RNG for biometric key generation	SP 800-90B TRNG with continuous health tests
CERT-In Guidelines	CERT-In	NIST-aligned security controls	Full NIST 800-series compliance
ABDM Standards	NHA	International healthcare crypto	SP 800-90B + FIPS-aligned AES-256
BIS/STQC	Bureau of Indian Standards	Electronics certification	SP 800-90B required for crypto chips

4. What SP 800-90B Mandates and How It Is Implemented

Requirement	SP 800-90B Section	Implementation in RTL
Entropy assessment (H _{min})	Section 3.1	Von Neumann corrector ensures H _{min} -> 1.0
Repetition Count Test	Section 4.4.1	RCT_CUTOFF=30, rct_fail_sticky, continuous
Adaptive Proportion Test	Section 4.4.2	APT_WINDOW=512, APT_THRESH=397, continuous
Failure response	Section 4.3	rct_fail/apt_fail -> seceng_irq -> firmware halt
Restart recovery	Section 4.3.4	ctrl_rst_health clears sticky flags after inspection

5. Historical Failures that Led to This Standard

Year	Incident	Root Cause	Damage
2008	Debian OpenSSL	RNG seeded only with process ID	Millions of weak SSH/SSL keys; all breakable
2010	Sony PlayStation 3	ECDSA used constant "random" nonce	Private signing key extracted from 2 signatures
2013	DUAL_EC_DRBG	Alleged NSA backdoor in NIST PRNG	Withdrawn from standards; global distrust
2014	Android Bitcoin wallets	Android SecureRandom flaw	Private keys reconstructed, Bitcoin stolen

6. Mathematical Basis

RCT cutoff derivation: $C = \text{ceil}(1 + (-\log_2(\alpha)) / H_{\min})$

With $\alpha=2^{-20}$ (false-positive rate) and $H_{\min}=0.5$: $C = \text{ceil}(1 + 20/0.5) = 41...$ but at $H_{\min}=1.0$: $C = \text{ceil}(1+20) = 21$. The design uses $C=30$ providing extra margin.

APT: $W=512$ window, threshold $C=397$ means 77.5% match rate triggers failure. False positive probability: less than 2^{-20} for a healthy source (less than 1 in 1,000,000).

7. Legal Consequence

Without SP 800-90B: If a document encrypted with a non-certified TRNG is used as legal evidence, opposing counsel can challenge the integrity of the encryption key. Without a certified entropy source, there is no defensible answer to "how do you prove the key was truly random?"

With SP 800-90B: The continuous RCT and APT health tests, combined with the sticky failure flags and seceng_irq notification, provide an auditable proof trail that the entropy source was functioning correctly at time of key generation.

Q6

How do encryption and decryption use the same key?

SHORT ANSWER: In CTR (Counter) mode, AES is used as a keystream generator, not as a direct data cipher. The keystream is XORed with the data. Since XOR is its own inverse -- applying it twice returns the original -- the same key and the same hardware path both encrypt and decrypt.

DETAILED ANSWER

1. The XOR Identity

XOR (exclusive-or) has one unique mathematical property:

A XOR B = C
C XOR B = A (apply XOR with same value twice = original restored)

This is not a trick. It is a fundamental property of binary arithmetic.
It works on any number of bits.

2. Numeric Proof (8-bit Example)

Step	Hex Value	Binary (8 bits)
Data (plaintext)	0xB4	1011 0100
Keystream	0xD3	1101 0011
XOR result (ciphertext)	0x67	0110 0111
XOR ciphertext with keystream	0xB4	1011 0100 <- ORIGINAL RESTORED

Both operations use the SAME keystream value 0xD3. The math guarantees recovery regardless of what the plaintext value is.

3. How CTR Mode Works

```
Same 256-bit Key used for BOTH encrypt and decrypt
|
+-----+-----+-----+
|       |       |       |
AES    AES    AES    ...   (AES runs FORWARD only -- never inverse)
(IV+0)(IV+1)(IV+2)
|       |       |
128b   128b   128b         <- keystream blocks
|       |       |
XOR    XOR    XOR
|       |       |
Data   Data   Data
[0]    [1]    [2]
|       |       |
Out    Out    Out         <- ciphertext (encrypt) OR plaintext (decrypt)
```

4. Encrypt vs Decrypt Equations

```

ENCRYPT:
  Keystream_N = AES_256_CA(Key, IV + N)
  Ciphertext_N = Plaintext_N XOR Keystream_N

DECRYPT (identical computation):
  Keystream_N = AES_256_CA(Key, IV + N)  <- same!
  Plaintext_N = Ciphertext_N XOR Keystream_N  <- same XOR!

```

The AES core runs FORWARD in both cases.
No InvSubBytes. No InvShiftRows. No InvMixColumns needed.

5. What Actually Changes Between Encrypt and Decrypt

Item	Encrypt (CTRL[1]=0)	Decrypt (CTRL[1]=1)
AES core rounds	Forward (14 rounds)	Forward (14 rounds) -- SAME
Keystream generation	AES(Key, IV+N)	AES(Key, IV+N) -- SAME
XOR operation	Plaintext XOR Keystream	Ciphertext XOR Keystream -- SAME
HMAC-SHA256	Computed over ciphertext	Verified against EXP_TAG register
On HMAC mismatch	N/A	Hardware zeroes DST_ADDR output
RESULT_TAG register	Written after done	Not written
STATUS[2] auth_ok	Set on completion	Set only if HMAC matches
STATUS[3] auth_fail	Never set	Set if HMAC mismatch

6. Why Not Use Different Keys? (Asymmetric vs Symmetric)

Mode	Key for Encrypt	Key for Decrypt	Speed	Use Case
AES-CTR	Same 256-bit key	Same 256-bit key	Fast	This SoC (bulk PDF data)
RSA-2048	Public key	Private key	~1000x slower	Key wrapping, signatures
ECC-P256	Public key	Private key	~100x slower	Key exchange

AES-CTR is chosen because: (a) it is symmetric so one key is all that is needed, (b) it is hardware-accelerated for 128-bit block throughput, (c) CTR mode is parallelizable and seekable, (d) for bulk document encryption, RSA/ECC would be impossibly slow.

7. Security Implication

If the same key decrypts, then key secrecy is critical. This is why:

- The TRNG generates a fresh key for every session (never reuse)
- The AXI Firewall prevents the DMA engine from reading key registers
- Only the CPU (master 0) can access the AES key register space (0x3000_0000)
- The key is never exposed on the AXI bus during PDF Engine operation (direct wiring)

Q7

What makes this SoC suitable for Indian government applications?

SHORT ANSWER: INDIA_CRYPTOSOC is purpose-built for three specific Indian government document standards: Aadhaar (UIDAI biometrics), NIC/DigiLocker government documents, and ABDM medical records. Every design decision -- AES-256, HMAC-SHA256, NIST SP 800-90B TRNG, AXI firewalls, ECC memory protection -- directly addresses requirements in Indian law and international standards that India has adopted.

DETAILED ANSWER

1. Target Application Modes

APP_MODE	Value	Standard	Document Types	Authority
Aadhaar PDF	0	UIDAI Aadhaar Security Framework	Biometric identity documents, e-KYC	UIDAI / MeitY
Government Document	1	IT Act 2000, NIC/DigiLocker	Tax records, certificates, permits, licenses	NIC / MeitY
Medical Record	2	ABDM, HL7 FHIR, DICOM	Patient records, diagnostic reports, prescriptions	NHA / MoHFW

2. Legal Framework Compliance

Law / Standard	Key Requirement	How SoC Addresses It
IT Act 2000, Section 43A	Reasonable security practices for sensitive data	AES-256-CA + HMAC-SHA256 + TRNG key generation
IT (Amendment) Act 2008	Stronger penalties for data breach	Hardware-enforced encryption, HMAC integrity check
DPDP Act 2023	Personal data protection, encryption mandate	AES-256-CA for Aadhaar and medical record PDFs
Aadhaar Act 2016, Sec 29	Biometric data must never be shared unencrypted	APP_MODE=0 encryption + HMAC auth tag
ABDM Health Data Policy	End-to-end encryption for health records	APP_MODE=2 with FHIR-compatible document structure
NIC DigiLocker Policy	Documents must be cryptographically signed/sealed	HMAC-SHA256 RESULT_TAG serves as authenticity seal

3. Why AES-256 Specifically

- AES-128 provides 128-bit security level (currently sufficient)
- AES-256 provides 256-bit security level (quantum-resistant margin)
- NIST projects that AES-256 remains secure even against quantum computers using Grover's algorithm (reduces to 128-bit effective security -- still unbreakable)

- Indian government policy and MeitY guidelines favor AES-256 for long-term document archival (documents may need to remain secret for 25-50 years)

4. Why HMAC-SHA256 (Authentication Tag)

The HMAC tag proves the document was not tampered with after encryption. On decryption: if `EXPECTED_TAG != COMPUTED_TAG` -> `auth_fail=1` -> hardware zeroes output. This means: even if an attacker intercepts the ciphertext and modifies one byte, decryption produces no output -- the tampered document cannot be decrypted. For Aadhaar and legal documents, this is critical.

5. The Cellular Automaton Enhancement (Why CA on top of AES)

Standard AES-256: approved worldwide, but its diffusion pattern is fully published.

AES-256-CA: adds 4 CA stages per round (56 CA operations total) that:

- Apply non-linear neighbor XOR perturbations (CA-1)
- Apply Rule-90 cellular automaton diffusion (CA-4)

This makes the cipher proprietary to this implementation.
An attacker who breaks standard AES-256 cannot directly apply that knowledge to AES-256-CA because the round structure differs.

6. Synthesis Results -- Hardware Cost

Block	Area (um2)	% of Core	Purpose
AES-256-CA Accelerator	63,848.2	40.9%	Encryption engine (largest block)
RV32IM CPU	33,145.2	21.3%	Control processor
India PDF Engine	32,088.1	20.6%	DMA + HMAC
Secure Peripherals	15,824.7	10.1%	UART + I2C + SPI
AXI Fabric + Firewalls	4,982.9	3.2%	Bus + access control
TRNG + Hamming ECC	2,251.6	1.4%	Entropy + ECC
AXI-APB Bridge	641.3	0.4%	Protocol bridge
TOTAL CORE	155,947.4	100%	~0.156 mm2

7. Complete Security Architecture for Government Use

This is what makes it government-grade vs consumer-grade:

Feature	Consumer Chip	INDIA_CRYPTOSOC
Random key generation	Software PRNG (predictable)	RO-TRNG (NIST SP 800-90B, hardware)
Memory protection	None	Hamming SEC-DED ECC on SRAM + registers
Bus access control	None	6 AXI Firewalls with per-master permission tables
Key register protection	Software permission	Hardware firewall, DMA cannot read key regs
CPU tamper resistance	None	Instruction parity + PC guard + watchdog
Authentication	Optional	Mandatory HMAC-SHA256 on every document
Failure detection	Software check	Hardware sticky flags + seceng_irq
FIPS/NIST compliance	Rarely	SP 800-90B TRNG, AES-256, HMAC-SHA256

Appendix A: AES-256-CA Round Structure Detail

The AES-256-CA (Cellular Automaton) accelerator extends the standard AES-256 round function with four Cellular Automaton stages per round. Standard AES-256 uses 14 rounds of SubBytes, ShiftRows, MixColumns, and AddRoundKey. AES-256-CA inserts CA perturbation stages between these standard operations, resulting in 56 CA operations per full encryption.

A.1 Standard AES-256 Round Structure (Reference)

```
For round r = 0 to 13:
    state = SubBytes(state)          // Non-linear S-Box substitution
    state = ShiftRows(state)         // Cyclic row permutation
    if r < 13:
        state = MixColumns(state)    // Linear diffusion layer
    state = AddRoundKey(state, round_key[r]) // XOR with expanded key

Key schedule: 256-bit key expands to 15 x 128-bit round keys (Rijndael schedule)
Total: 14 rounds x 4 transforms + initial AddRoundKey = 57 key additions
```

A.2 AES-256-CA Extended Round Structure

```
For round r = 0 to 13:
    state = SubBytes(state)
    state = CA_stage_1(state)        // Non-linear neighbor XOR perturbation
    state = ShiftRows(state)
    state = CA_stage_2(state)        // Rule-90 diffusion step 1
    if r < 13:
        state = MixColumns(state)
        state = CA_stage_3(state)    // Rule-90 diffusion step 2
    state = AddRoundKey(state, round_key[r])
    state = CA_stage_4(state)        // Final round CA perturbation

Total CA operations: 4 per round x 14 rounds = 56 CA stages
LFSR stall control: randomized round-to-round timing via LFSR seed
```

A.3 CA Stage Definitions

CA Stage	Type	Operation	Effect
CA_stage_1	Non-linear XOR	$state[i] \wedge= state[i-1] \& state[i+1]$	Neighbor-coupled non-linear perturbation
CA_stage_2	Rule-90 step 1	$state[i] = state[i-1] \wedge state[i+1]$	Linear XOR diffusion across byte boundaries
CA_stage_3	Rule-90 step 2	$state[i] = state[i-1] \wedge state[i+1]$ (column)	Column-wise Rule-90 after MixColumns
CA_stage_4	Final perturb	$state \wedge= LFSR_output[r]$	LFSR-injected final round randomization

A.4 Performance Characteristics

Parameter	Standard AES-256	AES-256-CA	Delta
Rounds	14	14	Same (14 full rounds)
Operations per round	4	8 (4+4 CA)	+4 CA stages per round
Total transforms	56	112	2x transform count
Target frequency	300 MHz	300 MHz	Achievable in TSMC 28nm
Throughput	1 block/~56ns	1 block/~112ns	~2x latency for security gain
Key size	256 bits	256 bits	Same (Rijndael schedule)
Security level	256-bit	>256-bit	CA adds proprietary complexity

A.5 CTR Mode Integration

In CTR mode, the AES-256-CA core encrypts counter values (IV + block_index) to produce 128-bit keystream blocks. The counter register at offset 0x3000_0010 is auto-incremented by the hardware after each block. The firmware programs the IV via the NONCE register at 0x3000_0008 (128 bits, 4 x 32-bit writes). The key is loaded via registers at 0x3000_0040 through 0x3000_005C (8 x 32-bit registers = 256 bits).

```
CTR Mode Register Map (AES-256-CA, base 0x3000_0000):
0x000 CTRL      [0]=start, [1]=mode_ctr, [2]=irq_en, [3]=key_valid
0x004 STATUS    [0]=busy, [1]=done, [2]=error, [3]=key_loaded
0x008 NONCE_0   IV bits [31:0]
0x00C NONCE_1   IV bits [63:32]
0x010 NONCE_2   IV bits [95:64]
0x014 NONCE_3   IV bits [127:96]
0x018 CTR_LOW   Counter bits [31:0] (auto-increment)
0x01C CTR_HIGH  Counter bits [63:32] (auto-increment)
0x020 RESULT_0  Keystream bits [31:0] (read after done=1)
0x024 RESULT_1  Keystream bits [63:32]
0x028 RESULT_2  Keystream bits [95:64]
0x02C RESULT_3  Keystream bits [127:96]
0x040 KEY_0     Key bits [31:0] (write-only, reads 0)
0x044 KEY_1     Key bits [63:32]
... (8 registers total for 256-bit key)
0x05C KEY_7     Key bits [255:224]
```

Appendix B: Glossary of Terms

This glossary defines key terms used throughout the INDIA_CRYPTOSOC FAQ document. Terms are listed alphabetically. RTL signal names are shown in Courier font.

AES-256	Advanced Encryption Standard with 256-bit key. NIST FIPS 197. Operates on 128-bit blocks in 14 rounds. Provides 256-bit security level, quantum-resistant even under Grover's algorithm (reduces to 128-bit effective security).
AES-256-CA	Proprietary extension of AES-256 used in INDIA_CRYPTOSOC. Adds 4 Cellular Automaton (CA) stages per round (56 total) for additional diffusion and proprietary complexity beyond published AES.
APT	Adaptive Proportion Test. NIST SP 800-90B Section 4.4.2. Tests that no single bit value dominates more than APT_THRESH (397) out of APT_WINDOW (512) bits. Detects heavily biased but still-toggling entropy sources.
AXI-Lite	AXI4-Lite: a subset of the ARM AMBA AXI4 protocol for simple, low-throughput register-mapped slave interfaces. Used throughout INDIA_CRYPTOSOC for memory-mapped peripheral access.
CA	Cellular Automaton. A computational model where cell states evolve based on neighbor values and a transition rule. Rule-90 CA: $state[i] = state[i-1] \oplus state[i+1]$. Used in AES-256-CA for additional diffusion.
CTR Mode	Counter Mode. An AES mode of operation that converts a block cipher into a stream cipher by encrypting successive counter values to produce a keystream. The keystream is XORed with plaintext/ciphertext. Encrypt and decrypt are identical operations.
DED	Double-bit Error Detection. The ability of an ECC code to detect (but not correct) errors in two bits simultaneously. In Hamming codes, DED is achieved with one additional overall parity bit.
DMA	Direct Memory Access. Hardware that transfers data between memory and peripherals without CPU intervention. The India PDF Engine uses DMA to read/write plaintext and ciphertext blocks from/to SRAM.
DRBG	Deterministic Random Bit Generator. A PRNG seeded from an entropy source. SP 800-90A defines approved DRBGs (CTR_DRBG, Hash_DRBG, HMAC_DRBG). Requires an entropy source certified to SP 800-90B.
ECC	Error Correcting Code. In this SoC: Hamming(7,4) per nibble for register file protection, and Hamming(39,32) (SEC-DED) for 128KB SRAM. Corrects 1-bit errors, detects 2-bit errors.
FIPS 140-3	Federal Information Processing Standard 140-3. US/international standard for cryptographic module security. Requires SP 800-90B-certified entropy sources for key generation.
Hamming(7,4)	A linear error-correcting code that encodes 4 data bits into 7-bit codewords using 3 parity bits. Can correct any single-bit error and detect any double-bit error within the 7-bit codeword.

HMAC-SHA256	Hash-based Message Authentication Code using SHA-256. Produces a 256-bit authentication tag from a message and a secret key. Used by the India PDF Engine to authenticate encrypted documents.
IV / Nonce	Initialization Vector / Number Used Once. A random value used as the starting counter in CTR mode. Must be unique per encryption session. Generated by the RO-TRNG (4 reads = 128 bits).
LFSR	Linear Feedback Shift Register. A shift register whose input bit is a linear function (XOR) of previous state bits. Used in INDIA_CRYPTOSOC for TRNG whitening (polynomial 0x00400007) and AES-256-CA LFSR stall randomization.
RCT	Repetition Count Test. NIST SP 800-90B Section 4.4.1. Fails if the same bit value repeats RCT_CUTOFF (30) or more times consecutively. Detects stuck oscillators, power failures, and laser fault injection attacks.
RISC-V	Reduced Instruction Set Computer - Version 5. Open ISA specification. INDIA_CRYPTOSOC implements RV32IM (32-bit, Integer, Multiply/Divide) plus a custom AES ISA extension for single-cycle S-Box operations.
RO-TRNG	Ring Oscillator True Random Number Generator. Uses the inherent jitter of a free-running ring oscillator as a physical entropy source. The INDIA_CRYPTOSOC RO-TRNG implements the full SP 800-90B pipeline: sync, jitter extract, RCT, APT, Von Neumann, accumulate, LFSR whiten.
SEC	Single-bit Error Correction. The primary capability of Hamming codes: any single flipped bit within a codeword can be identified and corrected automatically during a read operation.
SEC-DED	Single-bit Error Correction, Double-bit Error Detection. Extended Hamming code with one additional overall parity bit. Used for the 128KB SRAM: Hamming(39,32) encodes 32 data bits into 39-bit codewords.
seceng_irq	Security Engine Interrupt. A single interrupt line ORed from all security events: pdf_irq, six firewall deny IRQs, cpu_ecc_fatal, sram_ded_sticky, trng_rct_fail, trng_apr_fail, cpu_wdt_reset.
SP 800-90B	NIST Special Publication 800-90B: Recommendation for Entropy Sources for Random Bit Generation. Defines mandatory health tests (RCT, APT), entropy assessment methodology, and failure response requirements for hardware entropy sources.
TSMC 28nm HPC	Taiwan Semiconductor Manufacturing Company 28nm High Performance Compact process node. Target fabrication technology for INDIA_CRYPTOSOC. Provides the transistor density and speed required for 300 MHz operation.
Von Neumann Corrector	A debiasing algorithm for binary streams. Processes input bits in pairs: 01->emit 0, 10->emit 1, 00 or 11->discard. Output is perfectly unbiased regardless of input duty cycle bias.
WDT	Watchdog Timer. A hardware counter that resets the system if firmware fails to periodically "kick" it (commit an instruction). Prevents system lock-up from firmware faults or fault injection attacks that halt the CPU.
XOR	Exclusive-Or. Binary operation: output is 1 when inputs differ, 0 when same. Key property: A XOR B XOR B = A. This self-inverse property is what makes CTR-mode encrypt and decrypt identical operations.

End of INDIA_CRYPTOSOC FAQ Document. For RTL source, simulation logs, and synthesis results, refer to the project repository. All register addresses, module names, and design parameters in this document reflect the implemented RTL as of the design review date. Target process: TSMC 28nm HPC. Target frequency: 300 MHz.