

# INDIA\_CRYPTO\_SOC

## Complete Technical Reference

AES-256-CA Accelerated Cryptographic SoC

TSMC 28nm HPC | 300 MHz | RV32IM + AES-CA | NIST SP 800-90B

### Target Applications:

Aadhaar PDF (UIDAI) - Government Documents (NIC/DigiLocker) - Medical Records (ABDM)

# Table of Contents

| No. | Section Title                              | Page |
|-----|--------------------------------------------|------|
| 1   | SoC Overview                               | 3    |
| 2   | RV32IM CPU Core                            | 5    |
| 3   | Register File ECC                          | 7    |
| 4   | AES ISA Extension                          | 9    |
| 5   | AES-256-CA Accelerator                     | 10   |
| 6   | CTR Mode: Same Key for Encrypt and Decrypt | 12   |
| 7   | Ring Oscillator TRNG                       | 14   |
| 8   | NIST SP 800-90B Compliance                 | 17   |
| 9   | India PDF Engine                           | 19   |
| 10  | AXI-Lite Crossbar and Memory Map           | 21   |
| 11  | AXI Firewall                               | 23   |
| 12  | SRAM with Hamming SEC-DED ECC              | 25   |
| 13  | Secure Peripherals (UART / I2C / SPI)      | 27   |
| 14  | Complete Encryption and Decryption Flow    | 29   |
| 15  | Attack Protection Summary                  | 31   |
| 16  | Synthesis Results                          | 32   |

# 1 SoC Overview

INDIA\_CRYPT0\_SOC is a purpose-built secure System-on-Chip designed for Indian government document encryption workloads. It combines a 5-stage RV32IM pipeline with custom AES ISA extensions, a cellular-automaton-enhanced AES-256 accelerator, a NIST SP 800-90B compliant ring-oscillator TRNG, Hamming ECC on both the register file and SRAM, a dedicated India PDF encryption engine, AXI firewalls on all sensitive peripherals, and secure wrappers around UART, I2C, and SPI. The chip targets TSMC 28nm HPC at 300 MHz and occupies approximately 0.156 mm<sup>2</sup> of core area.

## Technology Summary

| Parameter    | Value                          | Description                                 |
|--------------|--------------------------------|---------------------------------------------|
| Process      | TSMC 28nm HPC                  | High-performance compact node               |
| Clock        | 300 MHz                        | 3.33 ns cycle time                          |
| ISA          | RV32IM + custom AES            | Base integer + multiply + AES instructions  |
| Crypto       | AES-256-CA (CTR mode)          | Cellular automaton enhanced AES-256         |
| Register ECC | Hamming(7,4) per nibble        | 32-bit register = 56-bit stored (8 nibbles) |
| SRAM ECC     | Hamming(39,32) SEC-DED         | 32-bit data + 7 check bits = 39 bits stored |
| TRNG         | Ring oscillator + RCT + APT    | NIST SP 800-90B health tests                |
| Bus          | AXI-Lite, 2 masters x 8 slaves | 32-bit address, 32-bit data                 |
| Interfaces   | UART, I2C, SPI (all secured)   | Hardened with glitch filters and ACLs       |

## Block Diagram

```
clk / rst_n
|
+-----+-----+-----+-----+-----+-----+
| INDIA_CRYPT0_SOC |
| |
| +-----+ +-----+ |
| | RV32IM CPU |-->| AES ISA | (custom instructions) |
| | (m0) | | Extension| |
| +-----+-----+ +-----+ |
| | |
| +-----V-----+-----+-----+-----+ |
| | AXI-Lite Crossbar (2 masters x 8 slaves) | |
| | m0=CPU (HIGH priority) m1=PDF Engine DMA (LOW) | |
| +-----+-----+-----+-----+-----+-----+ |
| s0 s1 s2 s3 s4 s5 s6 s7 |
| | | FW FW FW FW FW FW |
| ROM SRAM | | | | | |
| ECC | | | | | |
| AES TRNG PDF UART I2C SPI |
| CA R0- Eng Sec Sec Sec |
+-----+-----+-----+-----+-----+-----+

seceng_irq = pdf_irq | fw_deny(x6) | ecc_fatal | sram_ded | trng_fail | wdt
```

## seceng\_irq Sources

| Source            | Signal            | Condition                                       | Response             |
|-------------------|-------------------|-------------------------------------------------|----------------------|
| PDF Engine        | pdf_irq           | Encryption/decryption complete                  | CPU reads RESULT_TAG |
| AXI Firewall x6   | fw2..fw7_deny_irq | Unauthorized master access attempt              | Log + SLVERR         |
| Register File ECC | cpu_ecc_fatal     | Double-bit error in register nibble             | CPU exception        |
| SRAM ECC          | sram_ded_sticky   | Uncorrectable double-bit SRAM error             | Sticky flag + IRQ    |
| TRNG RCT          | trng_rct_fail     | Run of 30+ identical bits                       | Halt TRNG output     |
| TRNG APT          | trng_apt_fail     | Proportion exceeds threshold                    | Halt TRNG output     |
| Watchdog          | cpu_wdt_reset     | No instruction commit in 2 <sup>24</sup> cycles | System reset         |

## Module Inventory

| Module           | RTL File           | Slave ID  | Address     | Purpose                  |
|------------------|--------------------|-----------|-------------|--------------------------|
| rv32im_core      | rv32im_core.sv     | Master m0 | —           | CPU pipeline             |
| aes_isa_ext      | aes_instr.v        | Via CPU   | —           | Custom AES instructions  |
| Boot ROM         | riscv_soc.sv       | s0        | 0x0000_0000 | 32KB NOP ROM             |
| SRAM+ECC         | riscv_soc.sv       | s1        | 0x2000_0000 | 128KB dual-port SRAM     |
| aes_ca_accel     | aes_ca.v           | s2        | 0x3000_0000 | AES-256-CA accelerator   |
| rosc_trng        | ms_trng.v          | s3        | 0x3000_1000 | Ring oscillator TRNG     |
| india_pdf_engine | india_sec_engine.v | s4        | 0x3000_2000 | PDF encryption engine    |
| Secure UART      | riscv_soc.sv       | s5        | 0x4000_0000 | Hardened UART            |
| Secure I2C       | riscv_soc.sv       | s6        | 0x4000_1000 | Hardened I2C             |
| Secure SPI       | riscv_soc.sv       | s7        | 0x4000_2000 | Hardened SPI             |
| axi_firewall x6  | riscv_soc.sv       | FW2-FW7   | —           | Per-slave access control |
| axi_lite_xbar    | riscv_soc.sv       | —         | —           | 2x8 crossbar             |

## 2 RV32IM CPU Core

The RV32IM CPU is a 5-stage in-order pipeline implementing the RISC-V base integer instruction set (RV32I) with the hardware multiply/divide extension (M). It communicates to the rest of the SoC via two AXI-Lite interfaces: one for instruction fetches (imem) and one for data load/store (dmem). A custom instruction decode port connects the pipeline to the AES ISA extension module. Four security hardening features protect against fault injection and code tampering.

### Pipeline Stages

| Stage | Name               | Operation                                                  |
|-------|--------------------|------------------------------------------------------------|
| IF    | Instruction Fetch  | Drive PC on imem AXI, latch 32-bit instruction word        |
| ID    | Instruction Decode | Register file read, hazard detection, custom-instr decode  |
| EX    | Execute            | ALU / MDU / branch resolution / AES ISA dispatch           |
| MEM   | Memory Access      | Drive dmem AXI for loads and stores, ECC check             |
| WB    | Write-Back         | Write result to register file with ECC encode, update CSRs |

### Key Parameters

| Parameter   | Value       | Description                                               |
|-------------|-------------|-----------------------------------------------------------|
| DATA_WIDTH  | 32          | XLEN = 32 bits                                            |
| REG_COUNT   | 32          | x0..x31 per RISC-V spec (x0 hardwired 0)                  |
| PC_RESET    | 0x0000_0000 | Boot from ROM                                             |
| WDT_BITS    | 24          | 2 <sup>24</sup> cycles (~56ms at 300MHz) before WDT reset |
| ECC_NIBBLES | 8           | 8 nibbles per 32-bit register, 7 bits ECC each            |
| MISA        | 0x4014_0100 | RV32IM, machine mode                                      |

### Security Features

| Feature            | How It Works                                                     | What It Catches                             | CSR / Signal                 |
|--------------------|------------------------------------------------------------------|---------------------------------------------|------------------------------|
| Instruction Parity | Parity bit appended to each fetched word; EX stage checks parity | Single-bit flips in instruction cache / bus | mcause = illegal_instr       |
| PC Range Guard     | CSR PROT_MIN / PROT_MAX; any branch outside range causes trap    | ROP chains, code injection                  | PROT_MIN, PROT_MAX CSRs      |
| Register File ECC  | Hamming(7,4) per nibble encoded on WB, decoded on ID             | Laser / EM fault on register array          | ecc_error, ecc_fatal signals |
| Watchdog Timer     | 24-bit down-counter; reset by any instruction commit             | Infinite loops, firmware hang               | cpu_wdt_reset -> top-level   |

### AXI-Lite Interfaces

IMEM port (read-only): drives AW/W/B channels as tied-off; AR/R channels carry instruction fetch traffic to slave s0 (ROM) or s1 (SRAM). DMEM port (read/write): full AXI-Lite master for load/store to any mapped slave, priority HIGH in the crossbar arbitration.

Custom Instruction Port: a 6-bit funct7+funct3 decode field is extracted in the ID stage and forwarded to aes\_isa\_ext. The extension drives its result back to the EX stage result bus within one clock cycle for single-cycle AES round operations.

### 3 Register File ECC

Standard RISC-V register files store 32 registers x 32 bits = 1024 bits. A single laser pulse or electromagnetic fault can flip a bit and silently corrupt a cryptographic key held in a register. INDIA\_CRYPTOSOC applies Hamming(7,4) error-correcting code independently to each 4-bit nibble of every register, enabling single-bit correction and double-bit detection (SEC-DED) per nibble.

#### Storage Layout

Two parallel SRAM arrays are maintained: a 32x32 data array and a 32x56 ECC array. Each 32-bit register occupies 8 nibbles, each protected by 7 ECC bits, giving 56 ECC bits per register. On write-back the encoder runs on all 8 nibbles in parallel. On register read the decoder checks all 8 nibbles simultaneously; any correctable error is silently fixed before the value reaches the ALU.

#### Hamming(7,4) Encoding — Parity Equations

| Input nibble d[3:0] | $p1 = d0 \oplus d1 \oplus d3$ | $p2 = d0 \oplus d2 \oplus d3$ | $p3 = d1 \oplus d2 \oplus d3$ | 7-bit codeword |
|---------------------|-------------------------------|-------------------------------|-------------------------------|----------------|
| 4'b0000 = 0x0       | 0                             | 0                             | 0                             | 7'b0000000     |
| 4'b1010 = 0xA       | 1                             | 1                             | 0                             | 7'b1010110     |
| 4'b1111 = 0xF       | 1                             | 1                             | 1                             | 7'b1111111     |

#### Encoder Logic

```
// ham_encode(d[3:0]) -> codeword[6:0]
p1 = d[0] ^ d[1] ^ d[3];
p2 = d[0] ^ d[2] ^ d[3];
p3 = d[1] ^ d[2] ^ d[3];
out = {d[3], d[2], d[1], p3, d[0], p2, p1}; // bit positions: 7 6 5 4 3 2 1
```

#### Per-Nibble Layout in a 32-Bit Register

```
32-bit register: [31:28] [27:24] [23:20] [19:16] [15:12] [11:8] [7:4] [3:0]
nibble7 nibble6 nibble5 nibble4 nibble3 nibble2 nibble1 nibble0

ECC storage (56b): [55:49] [48:42] [41:35] [34:28] [27:21] [20:14] [13:7] [6:0]
7 bits 7 bits 7 bits 7 bits 7 bits 7 bits 7 bits 7 bits
```

#### Read Operation Flowchart

```

Read request for register rs
|
v
Read data[31:0] and ecc[55:0] from both arrays
|
v
For each nibble i (0..7):
syndrome[2:0] = ham_check(data[4i+3:4i], ecc[7i+6:7i])
if syndrome == 0: no error
elif overall_parity == 1: single-bit error -> correct bit, set any_corr
else: double-bit error -> set any_fatal, ecc_fatal signal
|
v
Return corrected data to ID stage

```

## Error Handling

| Condition                     | any_corr | any_fatal | ecc_error | ecc_fatal | Action               |
|-------------------------------|----------|-----------|-----------|-----------|----------------------|
| No error in any nibble        | 0        | 0         | 0         | 0         | Pass data normally   |
| 1-bit error in one nibble     | 1        | 0         | 1         | 0         | Correct and continue |
| 2-bit error in one nibble     | 0        | 1         | 1         | 1         | Signal ecc_fatal IRQ |
| 1-bit in one + 2-bit in other | 1        | 1         | 1         | 1         | Signal ecc_fatal IRQ |

## Storage Overhead

| Item                                     | Bits         |
|------------------------------------------|--------------|
| Plain register file (32 regs x 32 bits)  | 1,024        |
| ECC array (32 regs x 8 nibbles x 7 bits) | 1,792        |
| Total stored per chip                    | 2,816        |
| Overhead ratio                           | 175% (1.75x) |



## 4 AES ISA Extension

The AES ISA extension (aes\_instr.v) adds custom RISC-V instructions that execute individual AES round operations in a single clock cycle. Without hardware acceleration, firmware must implement AES using 256-entry S-Box lookup tables resident in SRAM, consuming hundreds of bus transactions per block. The ISA extension moves the S-Box, ShiftRows, MixColumns, and AddRoundKey into dedicated combinational logic, completely eliminating SRAM lookups for AES computations.

### Performance Comparison

| Metric                               | Software S-Box Lookup | Hardware AES ISA   |
|--------------------------------------|-----------------------|--------------------|
| Cycles per AES round                 | ~200                  | 4 (one per column) |
| Cycles per 128-bit block (14 rounds) | ~2,800                | ~60                |
| SRAM accesses per block              | 512 (S-Box reads)     | 0                  |
| Bus transactions per block           | 512                   | 0                  |
| Relative throughput                  | 1x (baseline)         | ~47x               |

### Custom Instruction Port

| Port      | Direction | Width | Description                                                     |
|-----------|-----------|-------|-----------------------------------------------------------------|
| aes_op    | Input     | 3     | Operation: 0=SubBytes, 1=ShiftRows, 2=MixCol, 3=AddRK, 4=KeyExp |
| aes_in    | Input     | 128   | 128-bit AES state or key schedule input                         |
| aes_key   | Input     | 256   | 256-bit round key                                               |
| aes_out   | Output    | 128   | 128-bit result returned to EX stage                             |
| aes_valid | Output    | 1     | Result ready (combinational, always 1 for custom ISA)           |

### Port Connections (Top-Level Excerpt)

```
// Inside riscv_soc.sv
aes_isa_ext u_aes_isa (
    .clk (clk),
    .rst_n (rst_n),
    .aes_op (cpu_aes_op), // from CPU decode stage
    .aes_in (cpu_aes_in), // rs1:rs2 pair (128b)
    .aes_key (cpu_aes_key), // from key registers
    .aes_out (cpu_aes_result), // to CPU EX writeback
    .aes_valid (cpu_aes_valid)
);
```

## 5 AES-256-CA Accelerator

The aes\_ca\_accel module implements AES-256 augmented with a Cellular Automaton (CA) post-processing stage. Standard AES-256 performs 14 rounds of SubBytes, ShiftRows, MixColumns, and AddRoundKey. The CA enhancement applies a 4-stage nonlinear diffusion transformation after each AES round, increasing the avalanche effect and making power/timing side-channel analysis significantly harder. This is the largest block on the chip at 63,848 um<sup>2</sup> (41% of total area).

### State Machine

| State  | Name      | Operation                                         | Next State |
|--------|-----------|---------------------------------------------------|------------|
| 3'b000 | IDLE      | Wait for START from AXI-Lite CTRL register        | LOAD       |
| 3'b001 | LOAD      | Latch plaintext and key from registers            | KEY_SCHED  |
| 3'b010 | KEY_SCHED | Expand 256-bit key to 15 round keys (AES-256)     | ROUND      |
| 3'b011 | ROUND     | Execute AES round + CA stages (x14)               | FINAL_RND  |
| 3'b100 | FINAL_RND | Final AddRoundKey (no MixColumns)                 | DONE       |
| 3'b101 | DONE      | Assert done, write ciphertext to output registers | IDLE       |

### Cellular Automaton Stages (per AES round)

| Stage | Name         | Operation                                            | Purpose                 |
|-------|--------------|------------------------------------------------------|-------------------------|
| CA-1  | Neighbor XOR | Each byte XORed with left and right neighbors (wrap) | Local diffusion         |
| CA-2  | Row Rotate   | Each row of 4 bytes rotated by row index             | Cross-row mixing        |
| CA-3  | Column LFSR  | Each column passed through Galois LFSR step          | Nonlinear diffusion     |
| CA-4  | Global Fold  | Top half XORed with bottom half after bit-reversal   | Avalanche amplification |

### AXI-Lite Register Map

Base: 0x3000\_0000

#### Offset Register Bits Description

0x000 CTRL [0]=START, [1]=DECRYPT, [2]=IRQ\_EN  
0x004 STATUS [0]=busy, [1]=done, [2]=err  
0x008 KEY[0] [31:0] AES key bits [31:0]  
0x00C KEY[1] [31:0] AES key bits [63:32]  
... .. (KEY[2]..KEY[7] at 0x010..0x024)  
0x028 PLAINTEXT[0] [31:0] Input data bits [31:0]  
... .. PLAINTEXT[1..3] at 0x02C..0x034  
0x038 CIPHERTEXT[0] [31:0] Output data bits [31:0]  
... .. CIPHERTEXT[1..3] at 0x03C..0x044  
0x048 CA\_SEED [31:0] CA LFSR seed (default 0xA5A5A5A5)  
0x04C STALL\_CFG [7:0] Random stall config for side-channel defense

### Side-Channel Countermeasures

The STALL\_CFG register programs an LFSR that inserts a random number of idle cycles (1-15) before each AES round begins. This jitters the power signature, making simple power analysis (SPA) and differential power analysis (DPA) significantly harder. The CA stages additionally randomize the intermediate state values, breaking the correlation between Hamming weight and key bits that standard DPA exploits.

### AES-256 Key Schedule Summary

AES-256 requires 15 round keys of 128 bits each (one initial + 14 rounds = 1,920 bits total). The key schedule expands the 256-bit input key using iterative SubWord, RotWord, and XOR-with-Rcon operations. INDIA\_CRYPTOSOC pre-computes all 15 round keys during the KEY\_SCHD state and stores them in a 15x128 key register array, enabling single-cycle round key application.

## 6 CTR Mode: Same Key for Encrypt and Decrypt

Counter (CTR) mode transforms an AES block cipher into a stream cipher by encrypting a sequence of counter values and XORing the resulting keystream with plaintext (to encrypt) or ciphertext (to decrypt). The critical property is that encryption and decryption are identical operations: AES-ENCRYPT(key, counter) always produces the keystream regardless of direction.

### XOR Identity Proof

```
Let K = AES_ENCRYPT(key, nonce || counter)
```

```
Encryption: C = P XOR K
```

```
Decryption: P = C XOR K
```

```
Proof: (P XOR K) XOR K = P XOR (K XOR K) = P XOR 0 = P [QED]
```

```
Therefore: same hardware, same key, same nonce -> encrypt and decrypt are identical.
```

### Numeric Example

| Operation                                | Value (hex) | Value (binary)        |
|------------------------------------------|-------------|-----------------------|
| Plaintext byte                           | 0xB4        | 1011 0100             |
| AES Keystream byte                       | 0xD3        | 1101 0011             |
| XOR -> Ciphertext                        | 0x67        | 0110 0111             |
| XOR Ciphertext with Keystream -> Decrypt | 0xB4        | 1011 0100 (restored!) |

### CTR Mode Operation

ENCRYPT:

```
for block i = 0, 1, 2, ..., N-1:
```

```
keystream[i] = AES_ENCRYPT(key, nonce || i)
```

```
ciphertext[i] = plaintext[i] XOR keystream[i]
```

DECRYPT:

```
for block i = 0, 1, 2, ..., N-1:
```

```
keystream[i] = AES_ENCRYPT(key, nonce || i) <- same operation!
```

```
plaintext[i] = ciphertext[i] XOR keystream[i]
```

### What Changes Between Encrypt and Decrypt

| Item          | Encrypt               | Decrypt                                 |
|---------------|-----------------------|-----------------------------------------|
| AES operation | AES_ENCRYPT(key, ctr) | AES_ENCRYPT(key, ctr) [identical]       |
| Input data    | Plaintext             | Ciphertext                              |
| XOR result    | Ciphertext            | Plaintext                               |
| CTRL[1] bit   | 0 (DECRYPT=0)         | 1 (DECRYPT=1)                           |
| Key           | Original key          | Original key [identical]                |
| Nonce         | Fresh from TRNG       | Stored with ciphertext, provided by CPU |

### Security Implication

Because CTR mode only ever calls AES\_ENCRYPT (never AES\_DECRYPT), the chip does NOT need to implement the AES inverse operations (InvSubBytes, InvShiftRows, InvMixColumns). This saves approximately 30% of the AES hardware area. However, nonce reuse with the same key completely breaks CTR mode security: two plaintexts encrypted with identical (key, nonce) pairs can be XORed to cancel the keystream, revealing the XOR of the plaintexts. INDIA\_CRYPTOSOC mitigates this by sourcing every nonce from the TRNG, making nonce reuse computationally infeasible.

## 7 Ring Oscillator TRNG

A ring oscillator (RO) is an odd number of cascaded inverter stages whose output feeds back to the input, causing continuous oscillation. The oscillation frequency is determined by gate propagation delays, which fluctuate due to thermal noise, flicker noise, and power supply variations. These fluctuations, called jitter, are the physical source of entropy. The TRNG extracts this jitter by sampling the RO with a reference clock, comparing successive samples to generate random bits.

### 7-Stage Processing Pipeline

| Stage | Name                  | Implementation                | Purpose                          |
|-------|-----------------------|-------------------------------|----------------------------------|
| 1     | Ring Oscillator       | 5-inverter RO, free-running   | Physical entropy source (jitter) |
| 2     | Sync Chain            | 3-FF synchronizer on rosc_out | Metastability resolution         |
| 3     | Jitter Extraction     | XOR of adjacent sync stages   | Convert jitter to binary stream  |
| 4     | RCT Health Test       | Run-length counter, cutoff=30 | Detect stuck / biased oscillator |
| 5     | APT Health Test       | 512-bit window, threshold=397 | Detect proportion bias           |
| 6     | Von Neumann Corrector | Pair-based debiasing          | Remove first-order bias          |
| 7     | LFSR Whitener         | 32-bit LFSR poly 0x0040_0007  | Reduce short-range correlation   |

### Synchronizer Chain

```
rosc_out -> [FF1:sync1] -> [FF2:sync2] -> [FF3:sync3] -> [FF4:sync3_d3]
(clk) (clk) (clk) (clk, 3-cycle delay)
```

All flip-flops clocked by the system clock (clk, 300 MHz).  
sync1 resolves metastability from the asynchronous RO domain.  
sync2/sync3 provide the comparison points for jitter extraction.

### Jitter Extraction Logic

```
primary_bit = sync2 ^ sync3; // transitions between consecutive samples
secondary_bit = sync3 ^ sync3_d3; // transitions over a 3-cycle window
raw_bit = primary_bit ^ secondary_bit; // combined entropy extraction
```

### Repetition Count Test (RCT)

The RCT detects a stuck or severely biased random source. A counter increments every time consecutive raw\_bit values are identical. If the counter reaches the cutoff ( $C = 30$ ), the TRNG asserts rct\_fail, halts output, and triggers seceng\_irq. At  $H_{\min} = 0.5$  bits/bit entropy, a run of 30 identical bits has probability less than  $2^{-20}$ , ensuring very few false positives in normal operation.

### Adaptive Proportion Test (APT)

The APT checks that the proportion of 1-bits within any 512-bit window stays within a healthy range. The threshold is set at 397 (77.5% of 512), derived from the NIST SP 800-90B formula for a significance level of  $2^{-20}$ . If the count of 1-bits in any window exceeds 397 (or falls below  $512-397=115$ ), `trng_apt_fail` is asserted. The test window slides with each new bit.

### Von Neumann Debiasing

| Input Pair | Action  | Output Bit | Probability |
|------------|---------|------------|-------------|
| 00         | Discard | none       | $p^2$       |
| 01         | Emit    | 0          | $p(1-p)$    |
| 10         | Emit    | 1          | $(1-p)p$    |
| 11         | Discard | none       | $(1-p)^2$   |

Because  $p(1-p) = (1-p)p$ , the emitted 0 and 1 bits are exactly equiprobable regardless of the original bias  $p$ . The output rate is approximately  $2p(1-p)$  bits per input pair (maximum 0.5 bits/bit at  $p=0.5$ ).

### LFSR Whitening

The Von Neumann output feeds a 32-bit Galois LFSR with primitive polynomial  $0x0040\_0007$  ( $x^{32} + x^{22} + x^2 + x + 1$ ). The LFSR XORs each incoming bit into the feedback path, producing a whitened output stream that minimizes short-range autocorrelation. The LFSR is seeded at reset from a hard-coded value and continuously updated; it is never read directly.

### Output Usage

| Consumer                | How                                                                       | What For                                |
|-------------------------|---------------------------------------------------------------------------|-----------------------------------------|
| India PDF Engine        | Direct wire ( <code>trng_data[31:0]</code> , <code>trng_valid</code> )    | Nonce generation, key entropy           |
| CPU Firmware            | AXI-Lite registers at <code>0x3000_1000</code> (DATA reg)                 | AES key generation (8 reads = 256 bits) |
| <code>seceng_irq</code> | <code>rct_fail</code> and <code>apt_fail</code> signals to IRQ aggregator | TRNG health failure notification        |

## 8 NIST SP 800-90B Compliance

### NIST SP 800-90 Series Overview

| Document   | Title                                                                 | Covers                                                         |
|------------|-----------------------------------------------------------------------|----------------------------------------------------------------|
| SP 800-90A | Recommendation for Random Number Generation Using DRBGs               | Deterministic RBG algorithms (CTR-DRBG, Hash-DRBG, HMAC-DRBG)  |
| SP 800-90B | Recommendation for the Entropy Sources Used for Random Bit Generation | Physical entropy sources, health tests, min-entropy assessment |
| SP 800-90C | Recommendation for Random Bit Generator Constructions                 | Complete RBG system construction from entropy source to DRBG   |

### FIPS 140-3 Compliance Chain

```
FIPS 140-3 (cryptographic module standard)
|
+-- requires DRBG per SP 800-90A
|
+-- requires entropy source per SP 800-90B <-- THIS CHIP
|
+-- Ring oscillator (physical entropy)
+-- RCT health test (startup + continuous)
+-- APT health test (continuous)
+-- Min-entropy >= 0.5 bits/sample (design target)
```

### Indian Regulatory Alignment

| Regulation                    | Authority                  | Crypto Requirement                                                             |
|-------------------------------|----------------------------|--------------------------------------------------------------------------------|
| IT Act 2000 + Amendments      | MeitY                      | Established cryptographic standards for digital signatures and data protection |
| Aadhaar Security Framework    | UIDAI                      | Certified RNG for biometric template encryption and key generation             |
| CERT-In Guidelines            | CERT-In                    | NIST-aligned incident response and cryptographic controls                      |
| ABDM (Ayushman Bharat)        | NHA                        | International healthcare cryptographic standards for health records            |
| BIS Electronics Certification | Bureau of Indian Standards | Mandatory electronics certification including security requirements            |

### Historical RNG Failures

| Year | Incident                     | Root Cause                                      | Consequence                                                   |
|------|------------------------------|-------------------------------------------------|---------------------------------------------------------------|
| 2008 | Debian OpenSSL Vulnerability | PRNG seeded only with PID (15 bits of entropy)  | Millions of SSH and SSL keys were predictable and compromised |
| 2010 | Sony PlayStation 3 ECDSA     | Constant nonce k used for all signatures        | Private signing key extracted from just 2 signatures          |
| 2013 | DUAL_EC_DRBG                 | Alleged NSA backdoor via biased curve constants | Withdrawn from NIST standards; wide distrust of RNG standards |



## RCT Cutoff Calculation

Per NIST SP 800-90B Section 4.4.1, the RCT cutoff  $C$  is calculated as:  $C = \text{ceil}(1 + (-\log_2(\alpha) / H))$  where  $\alpha = 2^{-20}$  is the significance level and  $H$  is the estimated min-entropy per sample. For  $H = 0.5$  bits/sample:  $C = \text{ceil}(1 + 20/0.5) = \text{ceil}(41) = 41$ . INDIA\_CRYPTOSOC uses a conservative cutoff of 30 (tighter than required) to catch failures faster.

## APT Threshold Calculation

The APT window  $W = 512$  bits. The expected count of 1-bits in an unbiased source is  $W/2 = 256$ . The threshold  $T = 397$  is derived such that for an unbiased source the probability of exceeding  $T$  is less than  $2^{-20}$ . This corresponds to a proportion of 77.5%, well above what thermal noise jitter would produce. The symmetric lower threshold is  $512 - 397 = 115$  (22.5%).

## Failure Response Chain

```
TRNG health failure detected (RCT or APT):
|
+--> rct_fail or apt_fail signal asserted (sticky until reset)
+--> trng output halted (trng_valid = 0, trng_data = 0)
+--> seceng_irq asserted to CPU
|
CPU IRQ handler:
Read TRNG STATUS register (0x3000_1008)
if STATUS[2] (rct_fail): log event, halt PDF engine
if STATUS[3] (apt_fail): log event, halt PDF engine
Attempt TRNG reset via STATUS[0] = 1
If failure persists: enter secure shutdown mode
```

## 9 India PDF Engine

The india\_sec\_engine (india\_pdf\_engine) module serves dual roles: a DMA-driven bulk encryption/decryption engine for PDF documents, and a hardware HMAC-SHA256 authentication engine. It directly accesses SRAM via the AXI-Lite crossbar (master m1, LOW priority), receives fresh nonces and key material from the TRNG via direct wiring, and delegates AES-256-CA operations to the accelerator. Three application modes customize the header/metadata processing for Aadhaar, government documents, and medical records.

### Application Modes

| Mode     | Value | Standard                        | Use Case                                                |
|----------|-------|---------------------------------|---------------------------------------------------------|
| Aadhaar  | 2'b00 | UIDAI Aadhaar PDF specification | Biometric PDF encryption for citizen identity documents |
| GovDoc   | 2'b01 | NIC / DigiLocker format         | Government certificates, licenses, official documents   |
| Medical  | 2'b10 | ABDM health record standard     | Patient records, prescriptions, lab reports             |
| Reserved | 2'b11 | Future use                      | TBD                                                     |

### Register Map

| Offset      | Register         | Bits                                                      | Description                         |
|-------------|------------------|-----------------------------------------------------------|-------------------------------------|
| 0x000       | CTRL             | [0]=START, [1]=DECRYPT, [2]=IRQ_EN                        | Operation control                   |
| 0x004       | APP_MODE         | [1:0]: 00=Aadhaar, 01=GovDoc, 10=Medical                  | Application mode select             |
| 0x008       | STATUS           | [0]=busy, [1]=done, [2]=auth_ok, [3]=auth_fail, [4]=error | Engine status flags                 |
| 0x00C       | SRC_ADDR         | [31:0]                                                    | Input PDF base address in SRAM      |
| 0x010       | DST_ADDR         | [31:0]                                                    | Output base address in SRAM         |
| 0x014       | PDF_LEN          | [31:0]                                                    | Byte count (must be multiple of 16) |
| 0x018-0x024 | NONCE[0..3]      | 128-bit nonce (4 x 32-bit words)                          | Loaded from TRNG before START       |
| 0x028-0x044 | KEY[0..7]        | 256-bit AES key (8 x 32-bit words)                        | Loaded from TRNG before START       |
| 0x048-0x054 | EXP_TAG[0..3]    | 128-bit expected HMAC tag                                 | Provided by CPU on decrypt path     |
| 0x058       | DOC_ID_LO        | [31:0]                                                    | Document ID lower 32 bits           |
| 0x05C       | DOC_ID_HI        | [31:0]                                                    | Document ID upper 32 bits           |
| 0x060       | TIMESTAMP        | [31:0]                                                    | Unix timestamp at encryption time   |
| 0x064       | AUTH_LEVEL       | [1:0]: 0=public, 1=restricted, 2=secret, 3=top-secret     | Document classification             |
| 0x068-0x074 | RESULT_TAG[0..3] | 128-bit computed HMAC-SHA256 tag                          | Read by CPU after done=1            |

## Encryption Sequence

1. CPU reads 8 x 32-bit words from TRNG register (0x3000\_1000) -> 256-bit KEY.
2. CPU reads 4 x 32-bit words from TRNG register -> 128-bit NONCE.
3. CPU writes KEY[0..7] to PDF Engine KEY registers (0x028-0x044).
4. CPU writes NONCE[0..3] to PDF Engine NONCE registers (0x018-0x024).
5. CPU writes SRC\_ADDR, DST\_ADDR, PDF\_LEN, APP\_MODE, DOC\_ID, TIMESTAMP, AUTH\_LEVEL.
6. CPU writes CTRL[0]=1 (START, DECRYPT=0). Engine transitions to BUSY.
7. PDF Engine DMA reads 128-bit blocks from SRC\_ADDR, encrypts each with AES-256-CA in CTR mode, writes to DST\_ADDR. Simultaneously computes HMAC-SHA256 over plaintext.
8. On completion: STATUS[1]=done=1, STATUS[2]=auth\_ok=1 (always on encrypt), pdf\_irq asserted.
9. CPU reads RESULT\_TAG[0..3] and stores with document for later authentication.

## Decryption Sequence

1. CPU provides original KEY and NONCE (from secure storage) to KEY and NONCE registers.
2. CPU provides expected authentication tag to EXP\_TAG[0..3] registers.
3. CPU writes SRC\_ADDR (ciphertext), DST\_ADDR (plaintext output), PDF\_LEN.
4. CPU writes CTRL: START=1, DECRYPT=1.
5. Engine decrypts each block (same CTR operation) and simultaneously computes HMAC-SHA256 over decrypted plaintext.
6. On completion: if RESULT\_TAG == EXP\_TAG -> STATUS[2]=auth\_ok=1; else STATUS[3]=auth\_fail=1.
7. If auth\_fail: DST\_ADDR memory is zeroed by the engine (prevent unauthenticated data leakage).

## HMAC-SHA256 Authentication

The engine computes HMAC-SHA256(key, plaintext || doc\_id || timestamp || auth\_level) in hardware using the same 256-bit AES key as the encryption key (key reuse across HMAC and AES is acceptable in CTR mode because HMAC provides its own key derivation via the ipad/opad construction). The 256-bit HMAC output is truncated to 128 bits and stored in RESULT\_TAG. Authentication failure on decryption zeroes the output buffer, preventing an attacker from reading unauthenticated plaintext.

## 10 AXI-Lite Crossbar and Memory Map

The `axi_lite_xbar` module implements a 2-master x 8-slave non-blocking crossbar. Master m0 (CPU) has HIGH priority; master m1 (PDF Engine DMA) has LOW priority. When both masters attempt to access the same slave simultaneously, m0 always wins and m1 stalls. Address decoding is based on BASE+MASK pairs registered at elaboration time. AXI Firewalls (`axi_firewall`) are interposed between the crossbar slave ports and sensitive peripherals (s2 through s7).

### Memory Map

| Address Range             | Size   | Module       | Slave | Firewall | Notes                                    |
|---------------------------|--------|--------------|-------|----------|------------------------------------------|
| 0x0000_0000 - 0x0000_7FFF | 32 KB  | Boot ROM     | s0    | None     | Always returns NOP (0x0000_0013)         |
| 0x2000_0000 - 0x2001_FFFF | 128 KB | SRAM + ECC   | s1    | None     | Dual-port, ECC protected, DMA accessible |
| 0x3000_0000 - 0x3000_0FFF | 4 KB   | AES-CA Accel | s2    | FW2      | CPU only; key material direct-wired      |
| 0x3000_1000 - 0x3000_1FFF | 4 KB   | RO-TRNG      | s3    | FW3      | CPU only; read DATA reg for entropy      |
| 0x3000_2000 - 0x3000_2FFF | 4 KB   | PDF Engine   | s4    | FW4      | CPU only for config; DMA via xbar s1     |
| 0x4000_0000 - 0x4000_0FFF | 4 KB   | Secure UART  | s5    | FW5      | CPU only; glitch-filtered                |
| 0x4000_1000 - 0x4000_1FFF | 4 KB   | Secure I2C   | s6    | FW6      | CPU only; address whitelist              |
| 0x4000_2000 - 0x4000_2FFF | 4 KB   | Secure SPI   | s7    | FW7      | CPU only; CS guard enabled               |

### Address Decode Scheme

```
// BASE + MASK decode in axi_lite_xbar
// Slave selected when: (awaddr & ~MASK) == BASE

S0 (ROM): BASE=32'h0000_0000, MASK=32'h0000_7FFF // 32KB window
S1 (SRAM): BASE=32'h2000_0000, MASK=32'h0001_FFFF // 128KB window
S2 (AES): BASE=32'h3000_0000, MASK=32'h0000_0FFF // 4KB window
S3 (TRNG): BASE=32'h3000_1000, MASK=32'h0000_0FFF // 4KB window
S4 (PDF): BASE=32'h3000_2000, MASK=32'h0000_0FFF // 4KB window
S5 (UART): BASE=32'h4000_0000, MASK=32'h0000_0FFF // 4KB window
S6 (I2C): BASE=32'h4000_1000, MASK=32'h0000_0FFF // 4KB window
S7 (SPI): BASE=32'h4000_2000, MASK=32'h0000_0FFF // 4KB window
```

### Masters

| Master            | ID | Priority | Can Access                                   |
|-------------------|----|----------|----------------------------------------------|
| CPU (rv32im_core) | m0 | HIGH     | All slaves s0-s7 (subject to firewall ACL)   |
| PDF Engine DMA    | m1 | LOW      | Only s1 (SRAM); firewalls block s2-s7 for m1 |

## Boot ROM Behavior

The Boot ROM (slave s0) is implemented as a simple AXI-Lite responder that ignores the address offset and always returns the 32-bit value 0x0000\_0013, which is the RISC-V ADDI x0, x0, 0 instruction — a standard no-operation (NOP). This means an uninitialized or faulted CPU that fetches from ROM will safely execute NOPs rather than random garbage. Actual firmware is loaded into SRAM (s1) by a debug interface or a DMA controller before releasing CPU reset.

## 11 AXI Firewall

Six instances of `axi_firewall` are deployed, one for each sensitive slave (s2-s7). Each firewall sits between the crossbar slave port and the actual peripheral. It checks every AXI transaction against a permission table indexed by master ID. Denied transactions receive an AXI `BRESP=SLVERR` response, generate a `deny_irq` pulse (routed to `seceng_irq`), and increment the deny counter. The permission table can be permanently locked after boot to prevent firmware from widening access.

### Firewall Permission Matrix

| Slave             | CPU (m0) | PDF DMA (m1) | Reserved (m2) | Debug (m3) |
|-------------------|----------|--------------|---------------|------------|
| AES-CA Accel (s2) | YES      | NO           | NO            | NO         |
| TRNG (s3)         | YES      | NO           | NO            | NO         |
| PDF Engine (s4)   | YES      | NO           | NO            | NO         |
| Secure UART (s5)  | YES      | NO           | NO            | NO         |
| Secure I2C (s6)   | YES      | NO           | NO            | NO         |
| Secure SPI (s7)   | YES      | NO           | NO            | NO         |

Note: SRAM (s1) has NO firewall — the PDF Engine DMA (m1) must access SRAM directly for bulk data movement. The CPU (m0) also has full SRAM access.

### Denied Access Behavior

When a transaction is denied: (1) `BRESP = 2'b10 (SLVERR)` is returned on the AXI write response channel. (2) A one-cycle `deny_irq` pulse is generated and OR-ed into `seceng_irq`. (3) `LAST_DENIED_ADDR` and `LAST_DENIED_MASTER` registers are updated. (4) `DENY_COUNT[15:0]` is incremented (saturates at `0xFFFF`).

### Write-Once Lock Mechanism

Writing the magic value `0xDEAD_BEEF` to the `LOCK_TABLE` register permanently freezes the `PERM_TABLE`. Subsequent writes to `PERM_TABLE` are silently ignored (no error, no IRQ). The lock can only be cleared by a full chip reset. Firmware should lock all firewalls after initial configuration during secure boot.

### Firewall Register Map (per instance)

| Offset | Register                        | Description                                                                |
|--------|---------------------------------|----------------------------------------------------------------------------|
| 0x00   | <code>PERM_TABLE</code>         | [31:0]: <code>bit[N]=1</code> allows master N to access this slave         |
| 0x04   | <code>LOCK_TABLE</code>         | Write <code>0xDEAD_BEEF</code> to permanently lock <code>PERM_TABLE</code> |
| 0x08   | <code>LAST_DENIED_ADDR</code>   | 32-bit address of the most recent denied transaction                       |
| 0x0C   | <code>LAST_DENIED_MASTER</code> | Master ID (2-bit) of the denied transaction                                |
| 0x10   | <code>DENY_COUNT</code>         | [15:0] cumulative denial count; write any value to clear                   |

## 12 SRAM with Hamming SEC-DED ECC

The 128KB dual-port SRAM stores both firmware instructions and data (including plaintext and ciphertext PDF blocks). Because SRAM is the largest memory on chip, it is the most likely target for cosmic ray single-event upsets (SEU) and fault injection attacks. Hamming(39,32) SEC-DED ECC is applied to every 32-bit word: 32 data bits + 6 Hamming parity bits + 1 overall parity bit = 39 bits physically stored per word.

### Hamming(39,32) Code Structure

6 Hamming parity bits (h1, h2, h4, h8, h16, h32) each protect a specific subset of the 32 data bits. A 7th overall parity bit covers all 38 bits (data + Hamming parity). On read: the syndrome is computed by re-calculating all 6 Hamming parities and XORing with the stored parities. A non-zero syndrome identifies the bit position in error. The overall parity bit distinguishes single-bit from double-bit errors.

### SEC-DED Capability

| Condition        | Syndrome         | Overall Parity | Action                                       |
|------------------|------------------|----------------|----------------------------------------------|
| No error         | 6'b000000        | 0              | Pass data through unchanged                  |
| Single-bit error | Non-zero (1..38) | 1              | Correct indicated bit, return corrected data |
| Double-bit error | Non-zero         | 0              | Set sram_ded_sticky=1, assert seceng_irq     |
| Uncorrectable    | Non-zero         | 0              | Report DED error, do not correct             |

### Dual-Port Configuration

| Port | Name      | Connected To                                              | Operations     |
|------|-----------|-----------------------------------------------------------|----------------|
| A    | imem port | CPU instruction fetch (AXI-Lite read from xbar s1)        | Read only      |
| B    | dmem port | CPU data path + PDF Engine DMA (AXI-Lite R/W via xbar s1) | Read and Write |

### Write Path: Read-Modify-Write

AXI-Lite supports byte-enable (wstrb) for sub-word writes. Because ECC is computed over the full 32-bit word, a byte write requires: (1) Read the existing 32-bit word and verify/correct ECC. (2) Merge the new byte(s) per wstrb mask. (3) Re-encode ECC over the merged 32-bit word. (4) Write data+ECC back to SRAM. This read-modify-write adds one extra cycle latency for byte/halfword writes but is required for ECC correctness.

### ECC Comparison

| ECC Type     | Code                     | Data bits    | Check bits                | Total stored            | Capability           |
|--------------|--------------------------|--------------|---------------------------|-------------------------|----------------------|
| SRAM ECC     | Hamming(39,32)           | 32           | 7 (6 Hamming + 1 overall) | 39                      | SEC-DED (word level) |
| Register ECC | Hamming(7,4) x 8 nibbles | 4 per nibble | 3 per nibble              | 7 per nibble (56 total) | SEC-DED per nibble   |

## 13 Secure Peripherals (UART / I2C / SPI)

All three communication peripherals are based on PULP Platform open-source vendor cores wrapped with security hardening layers. The wrapping architecture adds an AXI-Lite to APB bridge (axil\_to\_apb) in front of each APB-native PULP core, then adds protocol-specific security controls around the physical interface signals.

### AXI-Lite to APB Bridge State Machine

| State  | Operation                | AXI Signals                         | APB Signals                            |
|--------|--------------------------|-------------------------------------|----------------------------------------|
| IDLE   | Wait for AXI transaction | awvalid or arvalid sampled          | psel=0, penable=0                      |
| SETUP  | Begin APB transfer       | awready/arready=1                   | psel=1, paddr, pwrite, pwrite data set |
| ENABLE | Complete APB transfer    | wready=1                            | penable=1; wait for pready             |
| RESP   | Return AXI response      | bvalid=1 (write) or rvalid=1 (read) | psel=0, penable=0                      |

### Secure UART — Base: 0x4000\_0000 (Slave s5, FW5)

Based on PULP uart\_sv. A security wrapper adds a 3-sample glitch filter on RX, baud-rate lock register, and frame error attack detection. The firewall (FW5) ensures only the CPU can access UART registers.

| Feature               | Implementation                                                 | Threat Mitigated                                   |
|-----------------------|----------------------------------------------------------------|----------------------------------------------------|
| Glitch filter         | 3 consecutive identical samples required to accept RX bit      | RX line glitch injection, fault injection via UART |
| Baud lock             | Write 0xA5 to LOCK register permanently freezes BAUD_DIV       | Baud rate tampering after provisioning             |
| Frame error detection | Count consecutive frame errors; exceed threshold -> seceng_irq | Protocol attacks, probing via malformed frames     |

| Offset | Register  | Description                                    |
|--------|-----------|------------------------------------------------|
| 0x00   | RBR/THR   | Receive buffer / transmit holding (8-bit data) |
| 0x04   | IER       | Interrupt enable: [0]=RX ready, [1]=TX empty   |
| 0x08   | FCR/IIR   | FIFO control / Interrupt identification        |
| 0x0C   | LCR       | Line control: stop bits, parity, word length   |
| 0x10   | MCR       | Modem control: RTS, DTR                        |
| 0x14   | LSR       | Line status: THRE, DR, errors                  |
| 0x18   | BAUD_DIV  | Clock divider for baud rate generation         |
| 0x1C   | LOCK      | Write 0xA5 to lock BAUD_DIV permanently        |
| 0x20   | ERR_COUNT | [7:0] frame error count (write to clear)       |

### Secure I2C — Base: 0x4000\_1000 (Slave s6, FW6)



Based on PULP i2c\_master\_sv. Security wrapper adds a 4-entry address whitelist (transactions to non-whitelisted I2C addresses are aborted), a bus-stuck recovery mechanism (9-clock pulses), and SDA glitch filtering.

| Feature            | Implementation                                               | Threat Mitigated                       |
|--------------------|--------------------------------------------------------------|----------------------------------------|
| Address whitelist  | 4 programmable 7-bit I2C addresses; non-listed -> NACK + IRQ | Unauthorized device access via I2C bus |
| Bus stuck recovery | SCL pulsed 9 times to release any slave holding SDA low      | Bus denial-of-service via stuck SDA    |
| SDA glitch filter  | 2-ns minimum pulse width required to register SDA transition | Fault injection on SDA line            |

| Offset | Register   | Description                                 |
|--------|------------|---------------------------------------------|
| 0x00   | CTRL       | [0]=START, [1]=STOP, [2]=RD, [3]=WR, [7]=EN |
| 0x04   | STATUS     | [0]=busy, [1]=ack_ok, [2]=nak, [3]=arb_lost |
| 0x08   | DATA       | [7:0] byte to transmit / received byte      |
| 0x0C   | PRESCALE   | SCL frequency = clk / (5*(PRESCALE+1))      |
| 0x10   | WHITELIST0 | [6:0] whitelisted I2C address 0             |
| 0x14   | WHITELIST1 | [6:0] whitelisted I2C address 1             |
| 0x18   | WHITELIST2 | [6:0] whitelisted I2C address 2             |
| 0x1C   | WHITELIST3 | [6:0] whitelisted I2C address 3             |

### Secure SPI — Base: 0x4000\_2000 (Slave s7, FW7)

Based on PULP spi\_master\_sv. Security wrapper enforces hardware CS control (firmware cannot manually toggle CS), maximum transfer length limit, and per-pin CS lockout after provisioning.

| Feature            | Implementation                                                  | Threat Mitigated                                      |
|--------------------|-----------------------------------------------------------------|-------------------------------------------------------|
| CS guard           | Hardware drives CS; firmware cannot assert CS manually via GPIO | Firmware CS manipulation for glitch attacks           |
| Length enforcement | MAX_LEN register caps DMA transfers; excess -> abort + IRQ      | Buffer overflow via oversized SPI transfers           |
| CS lockout         | CS_LOCK register permanently disables specified CS pins         | Permanent disable of unused CS pins post-provisioning |

| Offset | Register | Description                                              |
|--------|----------|----------------------------------------------------------|
| 0x00   | CTRL     | [0]=START, [3:1]=CS_SEL, [5:4]=CPOL/CPHA, [7]=EN         |
| 0x04   | STATUS   | [0]=busy, [1]=done, [2]=len_err                          |
| 0x08   | CLK_DIV  | SPI clock = clk / (2*(CLK_DIV+1))                        |
| 0x0C   | TX_DATA  | [31:0] transmit data (up to 32-bit transfers)            |
| 0x10   | RX_DATA  | [31:0] received data (read after done=1)                 |
| 0x14   | MAX_LEN  | [15:0] maximum bytes per transaction (hardware enforced) |
| 0x18   | CS_LOCK  | [3:0] set bit N to permanently disable CS[N]             |

## 14 Complete Encryption and Decryption Flow

### Encryption Flow (7 Firmware Steps)

1. BOOT: CPU fetches NOPs from ROM. Firmware loads into SRAM via debug/DMA. CPU reset released.
2. TRNG SEED: Firmware reads TRNG STATUS to confirm `rct_fail=0` and `apt_fail=0`.
3. KEY GENERATION: Firmware reads 8 x 32-bit words from TRNG DATA reg (0x3000\_1000) to construct 256-bit AES key. Reads 4 more for 128-bit nonce.
4. PDF ENGINE CONFIG: Firmware writes KEY[0..7], NONCE[0..3], SRC\_ADDR, DST\_ADDR, PDF\_LEN, APP\_MODE, DOC\_ID, TIMESTAMP, AUTH\_LEVEL to PDF engine registers.
5. START ENCRYPT: Firmware writes CTRL[0]=1 (START), CTRL[1]=0 (encrypt direction). PDF engine enters BUSY.
6. DMA + ENCRYPT: PDF engine DMA reads plaintext from SRAM, encrypts each 128-bit block with AES-256-CA in CTR mode, writes ciphertext back to SRAM. HMAC-SHA256 is simultaneously computed over all plaintext blocks.
7. COMPLETION: `pdf_irq` fires. CPU reads STATUS (`done=1`, `auth_ok=1`). CPU reads RESULT\_TAG[0..3] (128-bit HMAC). Firmware stores TAG, KEY, NONCE alongside ciphertext for decryption.

### Decryption Flow (6 Firmware Steps)

1. LOAD CONTEXT: Firmware retrieves stored KEY, NONCE, and EXP\_TAG from secure storage.
2. PDF ENGINE CONFIG: Firmware writes KEY[0..7], NONCE[0..3], EXP\_TAG[0..3], SRC\_ADDR (ciphertext), DST\_ADDR (plaintext output), PDF\_LEN, APP\_MODE.
3. START DECRYPT: Firmware writes CTRL[0]=1 (START), CTRL[1]=1 (DECRYPT). PDF engine enters BUSY.
4. DMA + DECRYPT: Same CTR-mode AES operation as encryption (AES\_ENCRYPT(key, ctr)). HMAC-SHA256 simultaneously computed over decrypted plaintext.
5. AUTHENTICATION: Engine compares RESULT\_TAG with EXP\_TAG. If match: STATUS[2]=`auth_ok=1`. If mismatch: STATUS[3]=`auth_fail=1`, output buffer zeroed.
6. COMPLETION: `pdf_irq` fires. CPU checks `auth_ok`. If `auth_fail`: firmware logs security event via `seceng_irq` chain and discards the zeroed output buffer.

### End-to-End Flow Diagram

```

BOOT
|
v
TRNG health check (rct_fail=0, apt_fail=0)
|
v
TRNG reads x12: KEY[256b] + NONCE[128b]
|
v
PDF Engine config: KEY, NONCE, SRC_ADDR, DST_ADDR, PDF_LEN, APP_MODE
|
v
CTRL = START (encrypt: DECRYPT=0 | decrypt: DECRYPT=1)
|
v
PDF Engine DMA:
reads plaintext/ciphertext blocks from SRAM (128b each)
-> AES-256-CA CTR encrypt/decrypt
-> writes output blocks to DST_ADDR in SRAM
-> HMAC-SHA256 computed in parallel
|
v
seceng_irq (pdf_irq) -> CPU IRQ handler
|
v
CPU reads RESULT_TAG (encrypt) or checks auth_ok/auth_fail (decrypt)

```

## IRQ Handling

| IRQ Source                        | Firmware Action                                               |
|-----------------------------------|---------------------------------------------------------------|
| pdf_irq (encrypt done)            | Read RESULT_TAG, store {TAG, KEY, NONCE} with document        |
| pdf_irq (decrypt done, auth_ok)   | Process plaintext at DST_ADDR                                 |
| pdf_irq (decrypt done, auth_fail) | Log security event, discard zeroed output, alert operator     |
| fw_deny_irq                       | Read LAST_DENIED_ADDR + LAST_DENIED_MASTER, log forensic data |
| cpu_ecc_fatal                     | Register double-bit error: save state, soft reset, re-execute |
| sram_ded_sticky                   | Log DED address, mark SRAM region bad, re-fetch from backup   |
| trng_rct_fail / trng_apt_fail     | Halt PDF operations, attempt TRNG reset, alert operator       |
| cpu_wdt_reset                     | Full system reset (automatic, hardware-driven)                |

## 15 Attack Protection Summary

The following table summarizes all hardware security protections implemented across INDIA\_CRYPTOSOC, covering physical attacks, fault injection, bus snooping, side-channel analysis, and protocol-level threats.

| Block        | Protection         | Mechanism                                                     | Threat Mitigated                         |
|--------------|--------------------|---------------------------------------------------------------|------------------------------------------|
| CPU Core     | Instruction Parity | Parity bit per instruction, EX stage checks, trap on mismatch | Code corruption in instruction memory    |
| CPU Core     | PC Range Guard     | CSR PROT_MIN/PROT_MAX; fault on out-of-range branch           | ROP chains, code injection attacks       |
| CPU Core     | Register File ECC  | Hamming(7,4) per nibble, single-bit correct, double-bit fatal | Laser and EM fault on register array     |
| CPU Core     | Watchdog Timer     | 24-bit counter reset by any commit; triggers full chip reset  | Infinite loop, firmware hang, lockout    |
| AXI Firewall | Per-master ACL     | PERM_TABLE indexed by master_id; SLVERR on denied access      | Unauthorized peripheral access           |
| AXI Firewall | Write-once lock    | 0xDEAD_BEEF LOCK_KEY freezes PERM_TABLE until reset           | Post-boot permission table modification  |
| AXI Firewall | Access logging     | LAST_DENIED_ADDR, LAST_DENIED_MASTER, DENY_COUNT registers    | Forensic audit trail for security events |
| AES-CA       | LFSR stall         | Random 1-15 cycle insertion before each round via LFSR        | Power analysis and timing side-channels  |
| AES-CA       | Direct key wiring  | Key material never traverses AXI bus; direct port connection  | Bus snooping for key extraction          |
| TRNG         | RCT                | 30-bit identical run detection, halt + seceng_irq on failure  | Stuck or failed oscillator detection     |
| TRNG         | APT                | 512-bit window, threshold=397 (77.5%), halt + IRQ on failure  | Biased RNG output detection              |
| TRNG         | Health IRQ         | rct_fail and apt_fail sticky flags route to seceng_irq        | Silent TRNG failure prevention           |
| SRAM         | SEC-DED ECC        | Hamming(39,32), automatic single-bit correction on read       | Single-bit upsets from cosmic rays       |
| SRAM         | DED sticky flag    | sram_ded_sticky latches on double-bit error, triggers IRQ     | Undetected double-bit memory corruption  |
| Secure UART  | Glitch filter      | 3-sample stability required to accept RX bit                  | RX line glitch injection attacks         |
| Secure UART  | Baud lock          | Write 0xA5 to LOCK register, permanent until reset            | Baud rate tampering after provisioning   |
| Secure UART  | Frame error IRQ    | Consecutive frame errors exceed threshold -> seceng_irq       | Protocol-level probing attacks           |
| Secure I2C   | Address whitelist  | 4-entry 7-bit address whitelist; non-listed -> NACK + IRQ     | Unauthorized I2C device access           |
| Secure I2C   | Bus stuck recovery | 9 SCL clock pulses to release slave holding SDA low           | Bus denial-of-service via stuck SDA      |
| Secure I2C   | SDA glitch filter  | 2ns minimum pulse width required on SDA transitions           | Fault injection on SDA line              |

|            |                    |                                                              |                                            |
|------------|--------------------|--------------------------------------------------------------|--------------------------------------------|
| Secure SPI | CS guard           | Hardware enforces CS timing; firmware cannot manually toggle | Firmware CS manipulation for glitching     |
| Secure SPI | Length enforcement | MAX_LEN register caps transfer size; overflow -> abort + IRQ | Buffer overflow via oversized SPI transfer |
| Secure SPI | CS lockout         | CS_LOCK per-pin permanent disable after provisioning         | Exploitation of unused CS pins             |

## 16 Synthesis Results

Synthesis was performed using Yosys with the Nangate45 open-source standard cell library as a structural approximation for TSMC 28nm HPC. Nangate45 is calibrated at 45nm, so area numbers are conservative (actual TSMC 28nm silicon would be approximately 2.4x smaller). The results below reflect the synthesized gate-level netlists and are representative of relative module sizes and architectural proportions on the final chip.

### Module-Level Area Breakdown

| Module           | RTL File           | Area (um2) | Notes                                               |
|------------------|--------------------|------------|-----------------------------------------------------|
| rv32im_core      | rv32im_core.sv     | 33,145.2   | 5-stage RV32IM pipeline + all security features     |
| aes_ca_accel     | aes_ca.v           | 63,848.2   | Largest block: 14 rounds x 4 CA stages; AES-256     |
| india_pdf_engine | india_sec_engine.v | 32,088.1   | DMA engine + HMAC-SHA256 + mode control             |
| pulp_spi_wrap    | riscv_soc.sv       | 9,256.8    | SPI master + CS guard + length enforcement          |
| pulp_uart_wrap   | riscv_soc.sv       | 3,770.6    | UART + glitch filter + baud lock                    |
| pulp_i2c_wrap    | riscv_soc.sv       | 2,797.3    | I2C master + whitelist + bus recovery               |
| axi_firewall     | riscv_soc.sv       | 2,737.9    | Per-master ACL x6 instances (shown per-instance)    |
| axi_lite_xbar    | riscv_soc.sv       | 2,245.0    | 2 masters x 8 slaves, priority arbitration          |
| aes_isa_ext      | aes_instr.v        | 2,166.0    | Custom AES instruction decode + combinational units |
| rosc_trng        | ms_trng.v          | 1,791.2    | RO + sync chain + RCT + APT + Von Neumann + LFSR    |
| axil_to_apb      | riscv_soc.sv       | 641.3      | AXI-Lite to APB protocol bridge (x3 instances)      |
| hamming_dec      | riscv_soc.sv       | 288.1      | SEC-DED decoder (SRAM ECC path)                     |
| hamming_enc      | riscv_soc.sv       | 172.4      | SEC-DED encoder (SRAM ECC path)                     |
| TOTAL            | —                  | 155,947.4  | ~0.156 mm2 core area (Nangate45 equivalent)         |

### Analysis

| Observation            | Value                    | Interpretation                                                                |
|------------------------|--------------------------|-------------------------------------------------------------------------------|
| aes_ca_accel dominance | 63,848 / 155,947 = 40.9% | Expected: 14 AES rounds x 4 CA stages is the most logic-intensive block       |
| Total core area        | ~0.156 mm2 (Nangate45)   | At TSMC 28nm: ~0.065 mm2 (2.4x shrink factor)                                 |
| Clock target           | 300 MHz -> 3.33 ns       | Achievable in TSMC 28nm HPC; critical path likely in AES S-Box                |
| Security overhead      | ~15% estimated           | ECC, firewalls, TRNG, watchdog add ~23,000 um2 vs equivalent unsecured design |

### Verification Status



| Test Suite                         | Tests | Passing   | Coverage                                        |
|------------------------------------|-------|-----------|-------------------------------------------------|
| Core sanity (core_sanity_tb)       | 12    | 12        | ALU, branch, load/store, CSR, interrupt         |
| AES ISA extension (tb_aes_instr)   | 6     | 6         | All AES operations, key schedule                |
| TRNG + CA (tb_trng_ca)             | 5     | 5         | RCT, APT, Von Neumann, whitening                |
| Component unit tests (tb_alu etc.) | 16    | 16        | ALU, decoder, hazard, MDU, MIU, PC gen, regfile |
| TOTAL                              | 39    | 39 (100%) | Full functional verification                    |