

INDIA_CRYPTO_SOC

AES-256-CA Encryption Demo

Aadhaar e-KYC PDF Encryption Engine

AES-256-CTR	14 Rounds	4 CA Stages/Round	TSMC 28nm HPC	300 MHz
Cipher Mode	AES Rounds	CA Pipeline	Process Node	Clock

Live Encryption — Real Key, Real Ciphertext

KEY: 6447d15b1882881842ec58b4240051ec...
IV: b3eb00ae55e309cc33ee5d2e4f569a29

Architecture Overview

INDIA_CRYPTO_SOC : AES-256-CA Architecture



Silicon Specifications


Process	TSMC 28nm HPC (High Performance Compact)
Supply Voltage	0.9V core / 1.8V I/O
Target Frequency	300 MHz (worst-case SS/0.81V/125°C)
Cipher	AES-256-CTR + 4-stage Cellular Automaton
AES Rounds	14 (AES-256: 10 for 128-bit + 4 extra for 256-bit key)
CA Stages/Round	CA-1 SubBytes+CA perturb → CA-2 ShiftRows → CA-3 MixColumns → CA-4 AddRoundKey
CA Rule (round 1)	0x25 (extracted from W[4] of key schedule)
Throughput	~1.2 Gb/s (one 128-bit block per 14+SCA cycles at 300 MHz)
SCA Countermeasure	8-bit LFSR dummy stall (taps: 7,5,4,3 — DPA/SPA resistance)
Memory Interface	AXI-Lite slave (12-bit addr space, 0x3000_0000 base)
Direct Interface	256-bit key + 128-bit din/dout wires (PDF engine shortcut)
HMAC	SHA-256 CA-HMAC over ciphertext (key[127:0] as HMAC key)
ECC	Hamming SECEDED on all SRAM reads (hamming_enc / hamming_dec)
Custom RTL Area	~63,848 μm^2 @ Nangate45 → ~22,347 μm^2 est. TSMC 28nm

Sample Document — Aadhaar e-KYC Plaintext

The following Aadhaar e-KYC document represents the plaintext that will be encrypted by the INDIA_CRYPTOSOC AES-256-CA accelerator. This includes structured identity fields and a biometric fingerprint scan payload.

Identity Fields

Document	AADHAAR e-KYC
Name	RAJESH KUMAR SHARMA
Date of Birth	15/03/1985
Gender	MALE
UID	XXXX XXXX 7823 (last 4 digits visible)
Address	42, MG Road, Bengaluru, Karnataka — 560001
Phone	+91-98XXXXXXXX (masked for privacy)
Email	r.sharma@example.in
Issue Date	2024-01-15
Payload Size	512 bytes (text fields + biometric data)



Raw Plaintext Hex Dump (first 64 bytes)

0000: 41 41 44 48 41 41 52 20 65 2d 4b 59 43 20 44 4f |AADHAAR e-KYC D0|
0010: 43 55 4d 45 4e 54 0a e2 95 90 e2 95 90 e2 95 90 |CUMENT.....|
0020: e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2 |.....|
0030: 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 |.....|

Total payload: 512 bytes = 32 AES-128-bit blocks | Biometric section: 256 bytes

Encryption Process — AES-256-CA CTR

Cryptographic Parameters (from TRNG)

AES-256 Key (256-bit)	6447d15b1882881842ec58b4240051ec 25d6f9e93861ce829a434be8b06000053
CTR Nonce / IV (128-bit, from TRNG)	b3eb00ae55e309cc33ee5d2e4f569a29
CA Rule (Round 1, from key schedule)	0x25 = 0b00100101
Block count	32 blocks × 128 bits

Plaintext vs Ciphertext (first 64 bytes)

0000 PLAIN: 41 41 44 48 41 41 52 20 65 2d 4b 59 43 20 44 4f CIPH: 8f 2c a3 7a 9d 09 90 cd 77 58 2d 58 8a 9b db 7b

0010 PLAIN: 43 55 4d 45 4e 54 0a e2 95 90 e2 95 90 e2 95 90 CIPH: 16 e1 2e 87 93 a9 15 ff 81 fe ac 38 90 67 0d 06

0020 PLAIN: e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 90 CIPH: 0d 2d 66 9e 75 fc 8c f0 da 81 87 51 66 3e 58 e3

0030 PLAIN: 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 CIPH: ab f5 92 a7 8b 2c d6 e9 5a 23 dc 1d 34 92 b3 3e

CA-1 SubBytes Perturbation — Block 0, Round 1

State Input (after initial AddRoundKey)	2506951359c3da3827c113ed672015a3
Standard SubBytes (without CA)	3f6f2a7dcb2e5707cc787d5585b7590a
CA-1 Output (rule=0x25)	3f7a2a57cb795050cb78285567eeee6c
CA Delta (XOR) 11/16 bytes changed	0015002a0057075707005500e259b766

The CA-1 perturbation uses rule byte **0x25** to selectively XOR each S-box output with its left and right neighbours' S-box values, based on the low 3 bits of the neighbour byte value. This adds **11/16 bytes (68%)** of additional diffusion beyond standard AES SubBytes, providing enhanced resistance to differential cryptanalysis.

Decryption Verification

✓ DECRYPTION VERIFIED — PASS

CA-HMAC-SHA256 Integrity Tag

a150277cade4faceac6cd12ca3023148ec1632e483db1aa79bfb4bfcbe648093

HMAC computed over full ciphertext using key[127:0] as HMAC key — matches RTL india_pdf_engine CA-HMAC engine.

Original vs Decrypted — Byte-by-Byte

Original vs Decrypted 0 Byte-by-Byte Comparison	
Offset	ORIGINAL
0x0000	41 41 44 48 41 41 52 20 65 2d 4b 59 43 20 44 4f
0x0010	43 55 4d 45 4e 54 0a e2 95 90 e2 95 90 e2 95 90
0x0020	e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2
0x0030	95 90 e2 95 90 e2 95 90 e2 95 90 e2 95 90 e2 95

0 PASS

Total bytes compared	512
Bytes matching	512 (100%)
Bytes mismatched	0
Round-trip result	PASS ✓
HMAC verification	VERIFIED ✓
CA stages verified	All 4 stages (SubBytes+CA, ShiftRows, MixColumns, AddRoundKey)


Silicon Synthesis Results

Synthesized with Yosys 0.64 against Nangate Open Cell Library (45nm). Cell counts and relative block sizes are accurate from real EDA tool runs. Area numbers scale to TSMC 28nm HPC by ~0.35x.

Block-Level Area Summary

Module	Cells	Area (μm²)	Est. 28nm (μm²)	Notes
aes_ca_accel	~3,780	63,848	~22,347	AES-256 + 4-stage CA; largest block
rv32im_core	~2,140	33,145	~11,601	RV32IM 5-stage CPU + ECC regfile
india_pdf_engine	~2,020	32,088	~11,231	17-state PDF FSM + HMAC
pulp_spi_wrap	3,858	9,257	~3,240	PULP SPI + AXI-APB bridge
axi_firewall x6	~400x6	16,428	~5,750	Per-slave write-once firewall
pulp_uart_wrap	1,529	3,771	~1,320	PULP 16550 UART
pulp_i2c_wrap	1,265	2,797	~979	I2C + address whitelist
rosc_trng	654	1,791	~627	RO-TRNG, SP800-90B health
axi_lite_xbar	~350	2,245	~786	2x8 AXI-Lite crossbar
aes_isa_ext	~320	2,166	~758	AES custom ISA extension
hamming_dec/enc	~278	460	~161	SEC-DED ECC, pure combinational
axil_to_apb	206	641	~224	AXI-Lite to APB bridge
TOTAL (custom RTL)	~15,800	~154,947	~54,231	Excl. SRAM/ROM macros

Area Breakdown — Nangate45 (μm²)



The AES-CA accelerator at **63,848 μm^2** (41.2% of total custom RTL) is the dominant block, driven by the full AES S-box LUT logic, GF(2⁸) MixColumns trees, and the 4-stage CA perturbation network per round. At TSMC 28nm HPC with a 0.35 $\times$ area scaling factor, the estimated die footprint for all custom RTL is approximately **~54,000 μm^2** , with 64KB SRAM and 32KB ROM macros adding ~298,000 μm^2 .