

# **OUTPUTS:**

## 1. NOT GATE





## 2. OR GATE

```
🖈 File Edit Selection View Go Run Terminal Help
                                                                                                                       orGate_tb.v - Visual Studio Code
          PROBLEMS 5 OUTPUT DEBUG CONSOLE
                                                          TERMINAL
         PS C:\iverilog\programs\Github\Project_1> iverilog -o mysim orGate_primitive.v orGate_tb.v
PS C:\iverilog\programs\Github\Project_1> vvp mysim
VCD info: dumpfile orGate_primitive.vcd opened for output.
                                  0out=0 in1=0 in2=0
1out=1 in1=0 in2=1
مړ
                                  5out=1 in1=1 in2=1
                                 10out=1 in1=0 in2=1
                                 15out=1 in1=1 in2=1
                                 20out=1 in1=0 in2=1
                                 25out=1 in1=1 in2=1
HP!
          orGate tb.v:28: $finish called at 30 (1s)
                                 30out=1 in1=0 in2=1
          PS C:\iverilog\programs\Github\Project_1> gtkwave orGate_primitive.vcd
```





#### 3. AND GATE







## 4. NOR GATE







#### 5. NAND GATE





#### 6. XOR GATE





## 7. XNOR GATE

