


PROJECT-10

OUTPUT

Made by: Aashi Srivastava

National Institute of Technology, Warangal


1. $A > B$




```
PS C:\iverilog\programs\Github\Project_10> iverilog -o mysim comparator_3bit.v comparator_3bit_tb.v
PS C:\iverilog\programs\Github\Project_10> vvp mysim
VCD info: dumpfile comparator_3bit.vcd opened for output.
A>B=1 A=B=0 A<B=0 in1=5 in2=4
comparator_3bit_tb.v:20: $finish called at 40 (1s)
PS C:\iverilog\programs\Github\Project_10> gtkwave comparator_3bit.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

[0] start time.
[40] end time.
```



2. A=B




```
File Edit Selection View Go Run Terminal Help
PROBLEMS 1 OUTPUT DEBUG CONSOLE TERMINAL PORTS


PS C:\iverilog\programs\Github\Project_10> vvp mysim
VCD info: dumpfile comparator_3bit.vcd opened for output.
A>B=0 A=B=1 A<B=0 in1=5 in2=5
comparator_3bit_tb.v:20: $finish called at 40 (1s)
PS C:\iverilog\programs\Github\Project_10> gtkwave comparator_3bit.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

[0] start time.
[40] end time.
```



3. $A < B$



```
File Edit Selection View Go Run Terminal Help
PROBLEMS 1 OUTPUT DEBUG CONSOLE TERMINAL PORTS

PS C:\iverilog\programs\Github\Project_10> iverilog -o mysim comparator_3bit.v comparator_3bit_tb.v
PS C:\iverilog\programs\Github\Project_10> vvp mysim
VCD info: dumpfile comparator_3bit.vcd opened for output.
A>B=0 A=B=0 A<B=1 in1=5 in2=7
comparator_3bit_tb.v:20: $finish called at 40 (1s)
PS C:\iverilog\programs\Github\Project_10> gtkwave comparator_3bit.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

[0] start time.
[40] end time.
```

