


PROJECT-3 OUTPUTS


Developed by: Aashi Srivastava

National Institute of Technology, Warangal

1. Half Adder



```
PS C:\iverilog\programs\Github\Project_3> iverilog -o mysim half_adder_CA.v half_adder_tb.v
PS C:\iverilog\programs\Github\Project_3> vvp mysim
VCD info: dumpfile half_adder_CA.vcd opened for output.
    0in1=0 in2=1 sum=1 carry=0
    2in1=0 in2=0 sum=0 carry=0
    3in1=0 in2=1 sum=1 carry=0
    4in1=1 in2=1 sum=0 carry=1
    6in1=1 in2=0 sum=1 carry=0
    8in1=0 in2=0 sum=0 carry=0
    9in1=0 in2=1 sum=1 carry=0
   12in1=1 in2=0 sum=1 carry=0
   15in1=1 in2=1 sum=0 carry=1
   16in1=0 in2=1 sum=1 carry=0
   18in1=0 in2=0 sum=0 carry=0
   20in1=1 in2=0 sum=1 carry=0
   21in1=1 in2=1 sum=0 carry=1
   24in1=0 in2=0 sum=0 carry=0
   27in1=0 in2=1 sum=1 carry=0
   28in1=1 in2=1 sum=0 carry=1
   30in1=1 in2=0 sum=1 carry=0
   32in1=0 in2=0 sum=0 carry=0
   36in1=1 in2=0 sum=1 carry=0
   40in1=0 in2=0 sum=0 carry=0
half_adder_tb.v:27: $finish called at 50 (1s)
```



2. Full- Adder

```
File Edit Selection View Go Run Terminal Help
PROBLEMS 1 OUTPUT DEBUG CONSOLE TERMINAL PORTS
PS C:\iverilog\programs\Github\Project_3> iverilog -o mysim full_adder_CA.v full_adder_tb.v
PS C:\iverilog\programs\Github\Project_3> vvp mysim
VCD info: dumpfile full_adder_CA.vcd opened for output.
      0sum=0 carry_out=0 in1=0 in2=0 carry_in=0
      5sum=1 carry_out=0 in1=0 in2=0 carry_in=1
     10sum=1 carry_out=0 in1=0 in2=1 carry_in=0
     15sum=0 carry_out=1 in1=0 in2=1 carry_in=1
     20sum=1 carry_out=0 in1=1 in2=0 carry_in=0
     25sum=0 carry_out=1 in1=1 in2=0 carry_in=1
     30sum=0 carry_out=1 in1=1 in2=1 carry_in=0
     35sum=1 carry_out=1 in1=1 in2=1 carry_in=1
full_adder_tb.v:17: $finish called at 40 (1s)
PS C:\iverilog\programs\Github\Project_3> gtkwave full_adder_CA.vcd
```

