

### **PROJECT-6 OUTPUTS**

## **Developed by: Aashi Srivastava**


# **National Institute of Technology, Warangal**


#### Half Subtractor:





#### **Full Subtractor:**





## Parallel Subtractor:

```
File Edit Selection View Go Run Terminal Help 

PROBLEMS 1 OUTPUT DEBUG CONSOLE TERMINAL PORTS

PS C:\iverilog\programs\Github\Project_6> iverilog -o mysim Parallel_sub.v Parallel_sub_tb.v

PS C:\iverilog\programs\Github\Project_6> vvp mysim

VCD info: dumpfile Parallel_sub.vcd opened for output.

Odiff=0111 borrow_out=1 in1=1010 in2=0011

Parallel_sub_tb.v:21: $finish called at 40 (1s)

PS C:\iverilog\programs\Github\Project_6> gtkwave Parallel_sub.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

[0] start time.

[40] end time.
```

