

UNIT-6

Counter:

Asynchronous and Synchronous

What is Counter?

- A counter is a sequential circuit that goes through a prescribed sequence of states upon the application of input pulses.
- It is a cascade combination of multiple flip-flops to which the clock pulse is provided.
- Counters are generally used for the purpose of counting in digital circuits and total number of counts represent the number of clock pulses arrived.

- Two types of counters:

- ❖ asynchronous (ripple) counters

- ❖ synchronous (clocked /parallel) counters

- Ripple counters allow some flip-flop outputs to be used as a source of clock for other flip-flops.

- Synchronous counters apply the same clock to all flip-flops.

Difference between synchronous and asynchronous counter

Synchronous	Asynchronous
All flip-flops are triggered simultaneously by the same clock.	Various flip-flops are activated with different clocks.
Operation speed is faster.	comparatively slower.
No propagation delay observed.	Subsequent propagation delay from one flip-flop to another.
Can be operated in any desired count sequence, as it could get manipulated by changing clock sequence.	Can operate only in a fixed count sequence, i.e., UP and DOWN
Examples : Johnson and Ring counters.	Examples- Ripple UP counter and Ripple DOWN counter

MCQ

Asynchronous counters are known as

- (A) Ripple counters
- (B) Multiple clock counters
- (c) Decade counters
- (D) Modulus counter

Design Step for Asynchronous counter

*Step-1: Find the number of flip flops using $2^n \geq N$,
where N is the number of states and
 n is the number of flip flops.*

Step-2: Choose the type of flip flop.

Step-3: Draw state diagram for the counter.

*Step-4: Draw the **Truth Table** for asynchronous counter.*

*Step-5: Use K-map to derive the flip flop **reset input functions**.*

Step-6: Draw the logic circuit diagram.


Design Problem

Q. Design a BCD ripple counter (MOD 10) using JK flip flops.

Clock	BCD Counter				Output of Reset Logic Y
	Q_D	Q_C	Q_B	Q_A	
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1

$Q_B Q_A$ $Q_D Q_C$		00	01	11	10
00	1	1	1	1	1
01	1	1	1	1	1
11	0	0	0	0	0
10	1	1	0	0	0



$$Y = \overline{Q_D} + \overline{Q_C} \overline{Q_B}$$





Design Mode-12 Asynchronous Counter?

Asynchronous Counter


two-bit asynchronous binary counter



Asynchronous Counter (3- bit)



4-stage positive edge triggered ripple counter




$$\text{Frequency at output } Q_A = \frac{F_{CLK}}{2}$$

$$\text{Frequency at output } Q_B = \frac{Q_A}{2} = \frac{F_{CLK}}{4}$$

$$\text{Frequency at output } Q_C = \frac{Q_B}{2} = \frac{Q_A}{4} = \frac{F_{CLK}}{8}$$

$$\text{Frequency at output } Q_D = \frac{Q_C}{2} = \frac{Q_B}{4} = \frac{Q_A}{8} = \frac{F_{CLK}}{16}$$

4-bit asynchronous down counter



Excitation Table

Q_N	Q_{N+1}	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

Synchronous (clocked /parallel) counters

Design Steps for Synchronous counter

Step 1: Find the number of flip flops.

Step 2: Choose the type of flip flop.

Step-3: Draw state diagram for the counter.


Step-4: Obtain excitation table for the counter.

Step 5: Derive the flip flop input functions (use K-Map)

Step-6: Draw the logic diagram of the counter.

Design Problem:

Q: Design 3-bit Synchronous counter .



Clock	Present State			Next State			Flip flop Inputs					
	Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	J_C	K_C	J_B	K_B	J_A	K_A
1	0	0	0	0	0	1	0	X	0	X	1	X
2	0	0	1	0	1	0	0	X	1	X	X	1
3	0	1	0	0	1	1	0	X	X	0	1	X
4	0	1	1	1	0	0	1	X	X	1	X	1
5	1	0	0	1	0	1	X	0	0	X	1	X
6	1	0	1	1	1	0	X	0	1	X	X	1
7	1	1	0	1	1	1	X	0	X	0	1	X
8	1	1	1	0	0	0	X	1	X	1	X	1

For J_c

$Q_c Q_A$	00	01	11	10
0	0	0	1	0
1	X	X	X	X

$J_c = Q_c Q_A$

For K_c

$Q_c Q_A$	00	01	11	10
0	X	X	X	X
1	0	0	1	0

$K_c = Q_c Q_A$

For J_b

$Q_c Q_A$	00	01	11	10
0	0	1	X	X
1	0	1	X	X

$J_b = Q_A$

For K_b

$Q_c Q_A$	00	01	11	10
0	X	X	1	0
1	X	X	1	0

$K_b = Q_A$

For J_A


$Q_c Q_A$	00	01	11	10
0	1	X	X	1
1	1	X	X	1

$J_A = 1$

For K_A

$Q_c Q_A$	00	01	11	10
0	X	1	1	X
1	X	1	1	X

$K_A = 1$



MCQ

Which one is true for JK flip if present state 0 and next state 0.

- (a) $J = X$ and $K = 0$
- (b) $J = 0$ and $K = X$
- (c) $J = X$ and $K = 1$
- (d) $J = 1$ and $K = X$

MCQ

Which one is true for JK flip if present state 1 and next state 1.

- (a) $J = X$ and $K = 0$
- (b) $J = 0$ and $K = X$
- (c) $J = X$ and $K = 1$
- (d) $J = 1$ and $K = X$

Q: Design Mode-6 Synchronous Counter?

Find number of flip-flops required to build the counter.

Flip-flops required are : $2^n \geq N$.

Here $N = 6 \quad \therefore n = 3$

i.e. Three flip-flops are required.

Determine the transition table.

[illegible]

Design of a Synchronous Mod-6 Counter using Clocked JK Flip-Flops

For J_A

$Q_B Q_C$	00	01	11	10
0	0	0	1	0
1	X	X	X	X

$J_A = Q_B Q_C$

For K_A

$Q_B Q_C$	00	01	11	10
0	X	X	X	X
1	0	1	X	X

$K_A = Q_C$

For J_B

$Q_B Q_C$	00	01	11	10
0	0	1	X	X
1	0	0	X	X

$J_B = \bar{Q}_A Q_C$

For K_B

$Q_B Q_C$	00	01	11	10
0	X	X	1	0
1	X	X	X	X

$K_B = Q_C$

For J_C


$Q_B Q_C$	00	01	11	10
0	1	X	X	1
1	1	X	X	X

$J_C = 1$

For K_C

$Q_B Q_C$	00	01	11	10
0	X	1	1	X
1	X	1	X	X

$K_C = 1$



MCQ

What is the maximum possible range of bit-count specifically in n-bit binary counter consisting of 'n' number of flip-flops?

- a) 0 to 2^n
- b) 0 to $2^n + 1$
- c) 0 to $2^n - 1$
- d) 0 to $2^{n+1/2}$