
ECE249: UNIT 2:

PN junction diode and its applications


Basic Diode Concepts


* Energy Diagrams – *Insulator, Semiconductor, and Conductor* the energy diagram for the three types of solids



Intrinsic Semiconductors

* Intrinsic (pure) *Si* Semiconductor:






When equilibrium between excitation and recombination is reached:


electrondensity = hole density $n_i = p_i = 1.5 \times 10^{10} \text{ cm}^{-3}$ for intrinsic Si crystal at 300 K (Note: Si crystal atom density is ~ $5 \times 10^{22} \text{ cm}^{-3}$)

Intrinsic Semiconductors

*Apply a voltage across a piece of *Si:*

electron current and hole current






When a valence electron moves left to right to fill a hole while leaving another hole behind, a hole has effectively moved from right to left. Gray arrows indicate effective movement of a hole.

N- and P- Type Semiconductors

- * *Doping*: adding of impurities (i.e., dopants) to the intrinsic semi-conductor material.
- * N-type: adding Group V dopant (or donor) such as As, P, Sb,...



 $n \cdot p = constant for a semiconductor$ For Si at 300K

$$n \cdot p = n_i^2 = p_i^2 = (1.5 \times 10^{10})^2$$

In n-typematerial

 $n \cong N_d$ the donor conceration


$$n = N_d >> n_i, p << p_i$$

We call

electronthe major chargecarrier holethe minor cahagecarrier

N- and P- Type Semiconductors

- * **Doping**: adding of impurities (i.e., dopants) to the intrinsic semiconductor material.
- * P-type: adding Group III dopant (or acceptor) such as Al, B, Ga,...



 $n \cdot p = constant for a semiconductor$ For Si at 300K

$$n \cdot p = n_i^2 = p_i^2 = (1.5 \times 10^{10})^2$$

$$In \ p - type material$$

 $p \cong N_a$ the acceptor conceration

$$p = N_a \gg p_i$$
, $n \ll n_i$

We call


holethe major charge carrier electronthe minor cahage carrier

The PN-Junction


* The interface in-between p-type and n-type material is called a *pn-junction*.

The barrier potential $V_B \cong 0.6 - 0.7V$ for Si and 0.3V for Ge

at 300K: as $T \uparrow, V_B \downarrow$.



(a) At the instant of junction formation, free electrons in the n region near the pn junction begin to diffuse across the junction and fall into holes near the junction in the p region.




(b) For every electron that diffuses across the junction and combines with a hole, a positive charge is left in the n region and a negative charge is created in the p region, forming a barrier potential. This action continues until the voltage of the barrier repels further diffusion.


Biasing the PN-Junction

- * There is no movement of charge through a PN-junction at equilibrium.
- * The PN-junction form a *diode* which allows current in only one direction and prevent the current in the other direction as determined by the bias.

The arrow in the circuit symbol for the diode indicates the direction of current flow when the diode is forward-biased.




Circuit symbol




Biasing the PN-Junction


*Forward Bias: dc voltage positive terminal connected to the p region and negative to the n region. It is the condition that permits current through the pn-junction of a diode.



Biasing the PN-Junction


*Forward Bias:





Diodes – Basic Diode Concepts

*Reverse Bias: dc voltage negative terminal connected to the p region and positive to the n region. Depletion region widens until its potential difference equals the bias voltage, majority-carrier current ceases.





2. Diodes – Basic Diode Concepts

*Reverse Bias:

majority-carrier current ceases.

* However, there is still a very small current produced by minority carriers.






(b) Majority current ceases when barrier potential equals bias voltage. There is an extremely small reverse current due to minority carriers.

2. Diodes – Basic Diode Concepts

Biasing the PN-Junction

* *Reverse Breakdown:* As reverse voltage reach certain value, avalanche occurs and generates large current.

Diode Characteristic I-V Curve



Shockley Equation

* The Shockley equation is a theoretical result under certain simplification:

$$i_D = I_s \left[exp \left(\frac{v_D}{nV_T} \right) - 1 \right]$$


where $I_s \cong 10^{-14}$ A at 300K is the (reverse) saturation current, $n \cong 1$ to 2 is the emission coefficient,

$$V_T = \frac{kT}{q} \cong 0.026 V at 300 K is the thermal voltage$$


k is the Boltzman's constant, $q = 1.60 \times 10^{-19} C$

when
$$v_D \ge 0.1 V$$
, $i_D \cong I_s exp\left(\frac{v_D}{nV_T}\right)$

This equation is not applicable when $v_D < 0$



Diode Testing



Ideal-Diode Model

- * We may apply "Ideal-Diode Model" to simplify the analysis:
- (1) in forward direction: short-circuit assumption, zero voltage drop;
- (2) in reverse direction: open-circuit assumption.
- * The ideal-diode model can be used when the forward voltage drop and reverse currents are negligible.





Figure 10.15 Ideal-diode volt–ampere characteristic.

2. Piecewise-Linear Diode Models Modified Ideal-Diode Model



* This modified ideal-diode model is usually accurate enough in most of the circuit analysis.

Application

Rectifier Circuits

- * Rectifiers convert ac power to dc power.
- * Rectifiers form the basis for electronic power suppliers and battery charging circuits.

 $v_s(t)$

Half-Wave Rectifier







Figure 10.24 Half-wave rectifier with resistive load.






Center-Tapped Full wave rectifiers

 A center-tapped transformer is used with two diodes that conduct on alternating halfcycles.




Bridge Full-wave rectifiers

❖The Bridge Full-Wave rectifier uses four diodes connected across the entire secondary as shown.



Conduction path for the positive half-cycle.



MCQ

The forward voltage drop across a silicon diode is about


- (a) 0.3 V
- (b) 3 V
- (C) 7 V
- (d) 0.7 V


MCQ


The leakage current in a crystal diode is due to


- (a) minority carriers
- (b) majority carriers
- (C)junction capacitance
- (d) none of the above

TRANSISTOR -









(b)

Introduction

- Beside diodes, the most popular semiconductor devices is transistors.
 Eg: Bipolar Junction Transistor (BJT)
- If cells are the building blocks of life, transistors are the building blocks of the digital revolution.


Without transistors, technological wonders you use every day -- <u>cell phones</u>, <u>computers</u> -- would be vastly different, if they existed at all.

- Transistors are more complex and can be used in many ways Most important feature: can amplify signals and switch
- Amplification can make weak signal strong (make sounds louder and signal levels greater), in general, provide function called Gain

Transistor Structure


- BJT is bipolar because both holes (+) and electrons (-) will take part in the current flow through the device
 - N-type regions contains free electrons (negative carriers)
 - P-type regions contains free holes (positive carriers)
- Types of BJT
 - NPN transistor
 - PNP transistor
- The transistor regions are:
 - Emitter (E) send the carriers into the base region and then on to the collector
 - Base (B) acts as control region. It can allow none, some or many carriers to flow
 - Collector (C) collects the carriers

PNP and NPN transistor




Arrow shows the current flows

NPN Schematic Symbol




PNP Schematic Symbol




Memory aid: NPN means Pointing iN Properly.

Transistor Construction

- A transistor has three doped regions.
- For both types, the base is a narrow region sandwiched between the larger collector and emitter regions.



- •The <u>emitter</u> region is heavily doped and its job is to emit carriers into the base.
- **■**The <u>base</u> region is very thin and lightly doped.
- •Most of the current carriers injected into the base pass on to the collector.
- The <u>collector</u> region is moderately doped and is the largest of all three regions.



Transistor configuration


Transistor configuration —is a connection of transistor to get variety operation.

3 types of configuration:

- Common Base
- Common Emitter
- Common Collector


Common-Base Configuration

- Base terminal is a common point for input and output.
- Input EB
- Output CB
- Not applicable as an amplifier because the relation between input current gain (I_E) and output current gain (I_C) is approximately 1




Common-Emitter Configuration

- Emitter terminal is common for input and output circuit
- Input BE
- Output CE
- Mostly applied in practical amplifier circuits, since it provides good voltage, current and power gain



Common-Collector Configuration

- The input signal is applied to the base terminal and the output is taken from the emitter terminal.
- Collector terminal is common to the input and output of the circuit
- Input BC
- Output EC



Current Relationships

• • Relations between I_C and I_E:

•
$$\alpha = \underline{I}_{C}$$

- Value of α usually 0.9998 to 0.9999, $\alpha \approx 1$
- • Relations between I_C and I_B:

$$I_{\rm C} = \beta I_{\rm B}$$

- Value of β usually in range of 50 to 400
- The equation, $I_E = I_C + I_B$ can also written in β


•
$$I_C = \beta I_B$$


•
$$I_{E} = \beta I_{B} + I_{B} = \sum_{E} (\beta + 1)I_{B}$$


• The current gain factor, α and β is:

$$\alpha = \underline{\beta}$$
 @ $\beta = \underline{\alpha}$.
 $\beta + 1$ $\alpha - 1$

Transistor operation







A transistor has

- 1.one pn junction
- 2.two pn junctions
- 3.three pn junctions
- 4.four pn junctions

The number of depletion layers in a transistor is

•••••

- (a) Four
- (b) Three
- (c) One
- (d) two

- The element that has the biggest size in a transistor is
- (a) Collector
- (b) Base
- (c) Emitter
- (d) collector-base-junction

- In a npn transistor, are the minority carriers
- (a) free electrons
- (b) Holes
- (c) donor ions
- (d) acceptor ions

- The emitter of a transistor is doped
- (a) Lightly
- (b) Heavily
- (c) Moderately
- (d) none of the above

• In a transistor


(a)
$$I_C = I_E + I_B$$

(b)
$$I_B = I_C + I_E$$


(c)
$$I_E = I_C - I_B$$

(d)
$$I_E = I_C + I_B$$

MOSFET's (metal-oxide-semiconductor fieldeffect transistor)



Current Controlled vs Voltage Controlled Devices




FET (Field Effect Transistor)

Few important advantages of FET over conventional Transistors

- 1. Unipolar device i. e. operation depends on only one type of charge carriers (h or e)
- Voltage controlled Device (gate voltage controls drain current)
- 3. Very high input impedance ($\approx 10^9 10^{12} \Omega$)
- Low Voltage Low Current Operation is possible (Low-power consumption)
- 5. Less Noisy as Compared to BJT
- 6. Very small in size, occupies very small space in Ics
- 7. Low voltage low current operation is possible in MOSFETS

Types of Field Effect Transistors (The Classification)




MOSFETs

MOSFETs have characteristics similar to JFETs and additional characteristics that make them very useful.

There are 2 types of MOSFET's:

- Depletion mode MOSFET (D-MOSFET)
- Enhancement Mode MOSFET (E-MOSFET)



Depletion Type MOSFET

Enhancement Type MOSFET


D-MOSFET Symbols


E-MOSFET Symbols


n-channel


p-channel


n-channel
















(a)

Depletion Mode MOSFET Construction




The Drain (D) and Source (S) leads connect to the to n-doped regions
These N-doped regions are connected via an n-channel
This n-channel is connected to the Gate (G) via a thin insulating layer of SiO₂
The n-doped material lies on a p-doped substrate that may have an additional terminal connection called SS

Basics Operation




n-Channel depletion-type MOSFET with $V_{GS} = 0$ V and an applied




Basic Operation

A D-MOSFET may be biased to operate in two modes: the **Depletion** mode or the **Enhancement** mode




p-Channel Depletion Mode MOSFET



The p-channel Depletion mode MOSFET is similar to the n-channel except that the voltage polarities and current directions are reversed

Enhancement Mode MOSFET's


Enhancement Mode MOSFET Construction



The Drain (D) and Source (S) connect to the to n-doped regions These n-doped regions are not connected via an n-channel without an external voltage The Gate (G) connects to the p-doped substrate via a thin insulating layer of SiO_2 The n-doped material lies on a p-doped substrate that may have an additional terminal connection called SS


Rasics oneartion

Electrons attracted to positive gate (induced *n*-channel)



Basic Operation

The Enhancement mode MOSFET only operates in the enhancement mode.



VGs is always positive

 $I_{DSS} = 0$ when $V_{GS} < V_{T}$


As V_Gs increases above V_T, I_D increases

If Vgs is kept constant and Vds is increased, then ID saturates (IDSS)

The saturation level, VDssat is reached.

p-Channel Enhancement Mode MOSFETs

The p-channel Enhancement mode MOSFET is similar to the n-channel except that the voltage polarities and current directions are reversed.



A JFET has three terminals, namely

- (A) cathode, anode, grid
- (B) emitter, base, collector
- (C) source, gate, drain
- (D) none of the above

A MOSFET is a driven device

- (A) current
- (B) voltage
- (C) both current and voltage
- (D) none of the above

A MOSFET can be operated with

- (A) negative gate voltage only
- (B) positive gate voltage only
- (C) positive as well as negative gate voltage
- (C) none of the above


The input control parameter of a MOSFET is


- (A) gate voltage
- (B) source voltage
- (c) drain voltage
- (D) gate current

The input impedance of a MOSFET is of the order of

- (A) 1 Ω
- (B) a few hundred Ω
- (C) $k\Omega$
- (D) several $M\Omega$

OP-AMP (Operational Amplifier)





- In which of the following application op-amp is/are used?
- (a) Integrator and Differentiator
- (b) Voltage to Current Converter
- (c) Adder or Summing Amplifier
- (d) All of the above

Introduction

• OP-AMP is basically a multistage amplifier which uses a number of amplifier stages interconnected to each other.


• OP-AMP amplifies the difference between two signal and diminish common signal.

The integrated op amp offers all the advantage of monolithic integrated circuit such as small size, high reliability, reduced cost, less power consumption.

- Op-Amp is abbreviated as ______.
- (a) Operational Amplifier
- (b) Operand amplitude
- (c) Operational amplitude
- (d) None of the above

- The Op-amp can amplify
- (a) a.c. signals only
- (b) d.c. signals only
- (c)both a.c. and d.c. signals
- (d) neither d.c. nor a.c. signals

Symbol and terminals



- An OP-AMP has a two input terminal, one output terminal and two supply voltage terminals.
- The input terminal marked with negative(-) sign is called as an inverting terminal.

If we connect the input signal to this terminal then the amplified output signal is 180° out of phase with respect to input.

• The input terminal marked with positive (+) sign is called as Non-Inverting terminal.

If the input is applied to this pin then the amplified output is in phase with the input.


• Offset null is used to nullify the offset voltage and pin no 8 is dummy pin.

WA 741


- Op-Amp has _____ gain.
- (a) Low
- (b) High
- (c) Zero
- (d) Infinity

Inverting Amplifier

Non- Inverting Amplifier



$$\frac{V_0}{V_i} = \frac{-R_f}{R_1}$$



$$\frac{V_0}{V_i} = 1 + \frac{R_f}{R_1}$$

Characteristics of an OP-AMP

• Characteristics are important because, we can use them to compare the performance of various op amp ICs and select the best suitable from them for the required application.

characteristics	Practical value	Ideal value
Voltage gain	2×10 ⁵	00
Input resistance	2ΜΩ	66
Output resistance	75Ω	0
Bandwidth	1 MHz	co
CMRR	90 dB	CO
Slew rates	0.5V/μs	co
PSRR	150μV/V	0


- Which one of the following characteristics is true for ideal op-amp?
- (a) Ri=0
- (b) Ro= ∞
- (c) B.W.=0
- (d) $CMRR = \infty$

- Which one of the following characteristics is not true for ideal op-amp?
- (a) $Ri = \infty$
- (b) Ro=0
- (c) B.W.=0
- (d) $Gain = \infty$

• Which one of the following combination for op-amp characteristics is true ?

- (a) $Ri = \infty$, Voltage gain = 0
- (b) Ro= 0, CMRR= ∞
- (c) B.W.= 0, Voltage Gain= 0
- (d) Gain= ∞ , Slew Rate = 0


Concept of virtual short



- The input impedance of an OP-AMP is ideally infinite. Hence current flowing from one input terminal to the other will be zero.
- Thus the voltage drop across Ri will be zero and both the terminals will be at the same potential.
- Means they are virtually shorted to each other

Virtual Ground

If one of the terminal of OP-AMP is connected to ground then due to the virtual short existing between the other input terminal, the other terminal is said to be at ground potential.



Any Queries