### COL215 HW Assignment 1

- Report by Piya Bundela (2021CS10118) and Aastha Rajani(2021CS10118)

In this assignment we were supposed design and implement a circuit that takes a 4-digit decimal/hexadecimal number (so each number is 4-bit) from switches in the Basys3 board and displays it on the 4-seven segment displays on the board. We then had to use the on-board clock and create a timing circuit to drive all the displays.

To implement the hexadecimal seven segment display with 4 input and seven output, we made a truth table corresponding to each output and made a k map out of it. Using k map, we found formula for each output we required.


Now, to create timing circuit, we have used inbuilt clock, seven segment and mux implementation. We basically had to lower the frequency of inbuilt clock such that our eye does not detect flickering, is visible while allowing user's input.

To do so, we have first made two clocks, clock\_1, clock\_2 and decreased frequency of clock-1 such that its time period is increased by 500000 times and that of clock\_2 by 250000 times. The inbuilt frequency of clock of basys board is 100MHz and time period is 10^ (-8) sec. We cannot give input at such a fast frequency hence we need to lower this to around 100Hz (Our time period should be between 0 to 16 milli-seconds corresponding to our eye's persistence of image). To bring it to 100Hz we want our 1 cycle to accommodate 10^6 cycles of inbuilt clock.


clock\_1 and clock\_2 corresponds to waveforms of selector lines of the multiplexer. To each pair of value of (clock\_1, clock\_2) we have to set it to an anode pin (four possible pairs). To make all 4 pairs we divide 10^6 cycles to 2 parts. For 5\*10^5 cycles, waveform of clock\_1 would be 1 and for rest, it would be 0. Now these 5\*10^5 cycles are further divided by 2 for clock\_2 to be 1 for half part and 0 for rest.

We have now made a new behavioural file named main\_fun where we have imported seven\_segment file and clock file. This function takes 16-bit inputs (4 corresponding to each anode). Our clock function gives 4 outputs for anode pins and 2 for selector lines. Using these selector lines, we have implemented a 4:1 mux. this mux takes 16 inputs in sets of four each and outputs single set of four bits. These 4 bits will be input for seven\_segment. This seven\_segment runs for each anode pin sequentially for each anode with gap of 2.5 milli-seconds (refresh rate). Vision of our eye persist for 16 milli-seconds. For our function, refresh rate is 2.5, so all four pins will display in 10 milli-seconds. Our eye will there-fore not be able to detect flickering.


### main\_fun simulation




### seven\_segment simulation



#### clock simulation




# synthesis report



lization	Post-Synthesis   Post-Implementation		
			Graph   Table
Resource	Utilization	Available	Utilization %
LUT	30	20800	0.14
FF	66	41600	0.16
10	28	106	26.42
BUFG	1	32	3.13

# BRAM, DSP



# Schematic diagram

