

# ① Architecture

Software

e.g. Instruction set

Visible to programmer

Logic

High Level

Organization

Hardware

e.g. Memory Technology

Non features are implemented

Physical components

Low Level

②

## Von Neuman Model

- ① Main Memory, ALU, Control Unit
- ② Registers in Control Unit

i P.C.


ii S.P.

iii Accumulator

iv MAR

v MBR

vi I.R.



③

Bus

①


Data Bus

②


Address Bus

③

Control Bus



# ④ Booth's Multiplikator



eg

$$7 \times -5$$

$$P \quad Q$$

$$P \quad 0111$$

$$+ \quad M \quad 1011 \quad -Q \quad 0101$$

$$P \quad q_n \quad q_0$$

$$\begin{array}{r} 0000 \\ \hline 0101 \end{array} | 0111 \quad 0$$

Step 1

$$\begin{array}{r} 0000 \\ \hline 0101 \end{array} | 0111 \quad 0$$

$$\begin{array}{r} 001010111 \\ \hline \end{array}$$

$$\begin{array}{r} 000101011 \\ \hline \end{array}$$

Step 2 lim

st 3

Step 4 An

SL

$$\begin{array}{r} 000010101 \\ \hline \end{array}$$

$$\begin{array}{r} 101110101 \\ \hline \end{array}$$

$$\begin{array}{r} 110111010 \\ \hline \end{array}$$

$$00100011 \boxed{0}$$

Ignore  $q_0$

= -35

## Booth's Recoding

$$Q : 9 = 01001$$

$$R : 5 = 00101$$

$$-5 = 11011$$


$$\begin{array}{r}
 010010 \\
 +1 -1 0 +1 -1 \\
 \hline
 16 \quad 8 \quad 4 \quad 2 \quad 1
 \end{array}
 \text{Recoed Q}$$

$$16 - 8 + 2 - 1 = 9$$

$$\begin{array}{r}
 00101 \\
 1 -1 0 +1 -1 \\
 \hline
 101101 \\
 00000101 \\
 110101 \\
 00101 \\
 \hline
 00101001 \\
 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1
 \end{array}
 \leftarrow 45$$

⑥

## Restoring Division



Quotient in  $Q$   
Remainder in  $A$

7/3

$$\begin{array}{r} \text{Dividend} \\ \text{Divisor} \\ - 3 \\ \hline \end{array}$$

A      Q

0 0 0 0    1 1 1

0 0 0 1    1 1 □

1 1 0 1

1 1 1 0    1 1 □

0 0 0 1    1 1 0

0 0 1 1    1 0 □

1 1 0 1

0 0 0 0    1 0 □

0 0 0 0    1 0 1

Restore  $q_0 = 0$

$q_0 = 1$

0 0 0 1    0 1 □

1 1 0 1


1 1 1 0    0 1 □

0 0 0 1    0 1 0

$q_0 = 0$

resto

# 7 Non Restoring Division



7/3

Q ← Dividend    7    0 1 1 1  
M ← Divisor    3    0 0 1 1  
                  - 3    1 1 0 1

0 0 0 0 0 1 1 1       $A_0 = 0 \therefore \text{sub}$

0 0 0 0 1 1 1 □

1 1 0 1 1 1 1 0       $A_0 = 1 \therefore \text{ADD}$

1 0 1 1 1 1 0 □

0 0 1 1  
1 1 1 0      1 1 0 0       $A_0 = 1 \therefore \text{ADD}$

1 1 0 1 1 0 0 □

0 0 1 1  
0 0 0 0      1 0 0      1       $A_0 = 0 \therefore \text{SUB}$


0 0 0 1      0 0 1      □

1 1 1 0      0 0 1 0  
0 0 1 1  
0 8 0 1

$A < n \rightarrow A + P_A$

## ⑧ IEEE floating

① 32 bit Single precision



Bias  $127$

② 64 bit Double precision



Bias  $1023$

eg 309.175 in 32

$$309 \rightarrow (100110101)_2$$

|       |   |
|-------|---|
| 0.175 | 0 |
| 0.35  | 0 |
| 0.7   | 0 |
| 1.4   | 1 |
| 0.8   | 0 |
| 1.6   | 1 |
| 1.2   | 1 |
| 0.4   | 0 |
| 0.8   | 0 |
| .     | . |
| .     | . |
| .     | . |

100110101.0001...

$$= 1.00110101000 \dots \times 2^8$$

$$8 + 1023 = 1031 \text{ Exp}$$

$$8 + 127 = 135 \text{ Exponent}$$

$$1031 = (10000000111)$$

Sign = 0 (+ve)

010000000011100110101...

GL

32

Multiplication  $\rightarrow$  Add Exp  
Sub Bias

Division  $\rightarrow$  Sub Exp  
ADD Bias

Addition  $\rightarrow$  ① Check 0  
Subtraction  $\rightarrow$  ② Normalize exp  
③ ADD/SUB significand  
④ Overflow Exp ++ SR  
Underflow Exp -- SL  
⑤ Find Ans  
Normalize

## Module 3

- \* Addressing Modes
- \* Instruction cycle
- \* Register organization
- \* Bus vs Chip
- \* Control Unit

# ① Addressing Modes


M → Memory  
OP → operand  
AD → Address

## Ⓐ Immediate




eg ADD 47, #32H

## Ⓑ Direct




ADD 47, [ 32H ]

## Ⓒ Indirect




R → Reg Name

### D Register




MOV AX, BX

### E Register Indirect



MOV AX, [BX]

### F Displacement Addressing



## ④ stack Addressing


eg POP

Present in stack Reg

## ② Types of Registers

- (A) Address Registers
- (B) Base Registers
- (C) Control Reg Pointers & Index SP, PC  
+ PSW
- (D) Data Registers
- (E) PSW (flags)
- (F) General Registers

### ③ Instruction Cycle



Fetch → Loads Instruction

Indirect → Loads operands from Memory

Execute → Execute the Instruction

Interrupt → Check for any interrupt

## ④ MicroInstructions

### A Fetch

MAR  $\leftarrow$  PC

MBR  $\leftarrow$  Memory

IR  $\leftarrow$  MBR

PC  $\rightarrow$  PC + 1

### B Indirect

MAR  $\leftarrow$  Address (IR)

MBR  $\leftarrow$  Memory

2<sup>h</sup> (Adress)  $\leftarrow$  MBR

### C Interrupt


MBR  $\leftarrow$  PC

MAR  $\leftarrow$  Save

PC  
Mem  $\leftarrow$  Routine  
MBR

## ⑤ Microprogrammer Control Unit

Next  
Adres



## ⑥ RISC vs CISC

C I S C

- ① Complex Instruction set
- ② More number of Instructions
- ③ Smaller programs
- ④ Many Addressing modes
- ⑤ Complex pipelining
- ⑥ Microprogrammed Control Unit
- ⑦ Many instructions access memory
- ⑧ Instructions last many cycles
- ⑨ Requires more power
- ⑩ Less registers

eg Intel

Simple Computer

R I S C

- ① Reduced Instruction set
- ② Less number of Instructions
- ③ Larger Programs
- ④ Less Addressing modes
- ⑤ Simple pipelining
- ⑥ Hardware Control Unit
- ⑦ Only Load & Store access M.  
called load store Architecture
- ⑧ Instructions last 1 - 2 clock cycles
- ⑨ less Power requires
- ⑩ More Registers

eg Apple, ARM

Complex Computer

# Module 4

- \* Cache Memory
- \* Cache policies LRU FIFO
- \* Cache Mapping
- \* SRAM Vs DRAM

# ① Access Methods

- ① Sequential eg Tape
- ② Direct (Random + Sequential) eg Disk
- ③ Random eg RAM
- ④ Associative eg Cache.

## ② SRAM vs DRAM

| SRAM                   | DRAM                  |
|------------------------|-----------------------|
| ① Static RAM           | ① Dynamic RAM         |
| ② No Refreshing logic  | ② Needs Refreshing    |
| ③ Charge in Transistor | ③ Charge in Capacitor |
| ④ 2 FlipFlop used      | ④ Charge Leaks        |
| ⑤ More expensive       | ⑤ Less expensive      |
| ⑥ Faster               | ⑥ Slower              |
| ⑦ eg cache             | ⑦ eg RAM              |

## ③ Types of ROM

PROM → Programmable once

EPROM → Erasable programmable (UV)

EEPROM → Electrically Erasable

Flash → Erase whole memory

④ what is Cache

- ① Cache is small highspeed Memory
- ② Cache works on principle of locality
- ③
  1. CPU Request
  2. check in cache
  3. Give data (Fast)
  4. Else fetch from Memory
  5. Give data (Slow)


⑤ L<sub>1</sub> L<sub>2</sub> L<sub>3</sub> Cache

L<sub>1</sub> → embedded in chip

L<sub>2</sub> → located in CPU

L<sub>3</sub> → outside CPU (Near)


# ⑥ Cache Mapping




Fully Associative Mapping

Tag size  $\log_2 k$

Word Size : Memory Size  
 $k$




# Direct Mapping




Line  $\log_2 h$

The Memory is divided into  $h$  lines



2 lines



Eg Cache : 256 blocks  
16 words

Memory : 16 bit address  
1 kb block (4096)  
16 words

Word length  $\rightarrow \log_2 16 = 4$  Always.

For Fully associative  $\rightarrow \text{TAG} = 16 - 4 = 12$

For Direct : Cache size : 256 blocks  
 $\therefore$  Block size = 256  
 $\log_2 256 = 8$   
 $\therefore$  4 TAG

For 2-set Association, Block memory into 2 parts  
 $\therefore$  No of sets will be  $\frac{256}{2} = 128$   
 $\therefore \log_2 128 = 7$   
 $\text{TAG} = 5$

by Cache : 128 blocks

Memory : 2 k bytes  
32 words each

### ① Associative Maps

$$\log_2 32 = \underline{\underline{5}} \quad \text{Word}$$

$$TAG = \underline{\underline{11}}$$

### ② Direct

$$\text{Block} = 7 \quad \log_2 128$$

$$TAG = 3$$

Word 3

### ③ 4 way set

$$\text{Set} : \frac{128}{64} = 32 = \underline{\underline{5}} \text{ bit}$$

$$TAG = 6 \text{ bit}$$

Word : 3 bit

## ⑤ MESZ Protocol

Used to prevent Cache Coherence


M Modified Local copy is dirty

E Exclusive Local copy exists & is update

S Shared Local & Main Memory

I Invalid Copy doesn't exist

## ⑥ Interleaved Memory




Spreading of Memory

Reduced waiting

Parallel access

## ⑦ Virtual Memory

- ① Used to increase size of memory
- ② Secondary memory is used as primary memory
- ③ Uses Paging & Segmentation



## ⑧ Paging & Segmentation

fixed size

- ① Primary Memory & Secondary M- is divided into pages
- ② Pages are small unit of data , Faster
- ③ Internal fragmentation
- ④ Physical divisions
- ⑤ Needs page - table

- ① Segmentation is Variable size paging
- ② Slower than paging
- ③ External fragmentation
- ④ Logical divisions
- ⑤ Needs Segment table

# ⑨ Page replacement Policy

① FIFO

② LRU → last used element removed

③ OPT → look into future & check

eg      7 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 7 0 1 4 4 0  
 3 seg.

FIFO

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 7 | 7 | 7 | 2 | 2 | 2 | 2 | 4 | 4 | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 7 | 7 | 4 | 4 | 4 |
| 0 | 0 | 0 | 0 | 3 | 3 | 3 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 3 | 3 | 3 | 3 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 |

LRU

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 7 | 7 | 1 | 2 | 2 | 2 | 2 | 4 | 4 | 4 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 3 | 3 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 4 | 4 | 4 | 4 |

## ⑩ RAID

Redundant Array of Independent Disk

Error  
Proof



Faster  
Time access -

Raid 0

Non Redundant

1

Redundant via Duplication

2

Hamming Codes

3

Bit interleaved parity

4



Block Parity

5



Block distributed parity

6

Dual distributed Parity







Normal Disk





RAID 0

Redundancy





RAID 1




RAID 2

Karimay Codes



RAID 3


Bit Interleaved Parity



RAID

4


Block Parity



RAID

5

Distributed  
Block Parity



RAID


6

Dual  
Distributed  
Block Parity

## Module 5


- \* 20 Mapped I/O & Memory Mapped I/O
- \* Interrupt Device, 201, DMA, Programme

# ① Programmed I/O



- i) When I/O is ready, it sets status Bit
- ii) After every interval, CPU checks bit
- iii) Wastes CPU time
- iv) Everything is done by CPU
- v) I/O module does not speak with CPU directly
- vi) CPU may wait or come back later

## ② Interrupt driven I/O



① CPU sends Read Command

② I/O sends interrupt when it finishes

③ CPU doesn't need to check everytime

### ③ DMA

DMA Controller does all work

#### A) Burst Mode

CPU stops while DMA sends all data in a burst to Memory

#### B) Cycle stealing Mode

sends data to memory anytime can stop CPU

#### C) Transparent DMA

Sends data to memory when CPU is not using.

DMA Causes Cache Coherence Problem

## ④ IO Mapped I/O vs Memory Mapped I/O

I/O Mapped I/O → separate address line for  
I/O

Memory Mapped I/O → same address lines as I/O


## Module 6

\* Flynn classification


\* CISC Pipelining

①


# Flynn classification



Von Neumann




S I M D  
by Vector addition



M I S D


Never used




M I M D

Used nowadays


## ② Types of MZMD



NUMA



UMA



Distributed

### ③ CISC Pipeline

Fetch Instruction  
Decode Instruction  
Calculate Instruction

Fetch operand  
Execute Instruction  
Write Operand

