
## ECE3270 Digital System Design Lab 5: Bit-pair Recoded Multiplier

<u>Lab Overview</u>: The purpose of this lab is to implement a Bit-pair Recoded fixed point multiplier in VHDL. The top level entity should be a structural design, and all lower level components should be kept completely **modular** and **generic**. The multiplier should be tested in ModelSim with appropriate testbench(es) that test for all cases (+/- and varying ranges). You will map your top level entity to the board which will use a shortened version of the multiplier. You will complete a full report using the LaTeX template and include discussion about the clock cycle latency of one multiplication. You will submit all edited files to the assign server as Assignment 5.

## Part I

You are to design an 8-bit shift-add multiplier using bit-pair recoding as discussed in class. Each component in the design should be a separate module that you will connect in your top-level structural entity. Part 2 will require that you set the design 4-bits, so a **modular** and **generic** design will be **required**.

Model your design based on the datapath below. Processing begins when the *start* signal is high and the *busy* signal is low (note, *busy* and *done* are set by the state machine, **Ctrl**). The following cycle loads the *multiplicand* and the *multiplier* into their corresponding registers and the *busy* signal becomes high (multiplication is in progress). The machine will complete add/shifts until the product is complete, at which point the *done* signal becomes high for 1 **clock cycle**, guaranteeing valid output. Then the *busy* signal becomes low, after which the machine can begin again (whenever *start* is high as well). You will need to include a copy of the state machine diagram generated by Quartus in your report.



These registers together form the product (C holds the partial products during the computation)

## Part II

You are to map an instance of your component for use on the board. As you only have 10 input switches, you will use a data width of 4, leaving you space for other input signals. You may choose where to map your signals, as long as your output is displayed on the LEDs.

Rubric	
Report	50%
- Proper format	- 10%
- All sections included	- 30%
- Valid images where applicable	- 5%
- Proper grammar, punctuation, and spelling	- 5%
Demo	40%
- Live Demonstration	- 30%
<ul> <li>Includes working code and answering questions from the</li> </ul>	
TA	
- Proper modular design	- 5%
<ul> <li>Thoughtful I/O and Signal names included</li> </ul>	
- Comments	- 5%
<ul> <li>Thoughtful comments, not English translations of code</li> </ul>	
Proper Assign Server Code Submission	10%