Page	No.		
Date			

4 TAY	NAME: AFMAN ATTAR PRN: F191120031 CLASS: BE COMPT
	SUBJECT: HPC CLASS ASSIGNMENT NO 02
^ 0	Mention some reason for motivation of parallelism.
Q 1)	Some reasons for motivation of parallelism are as follows:-
AIN	Computational Power Argument:
A)	Moore's law states that circuit complexity doubles
	every arabteen months.
456 0	This empirical relationship has remain residient over the years
• 7	for botto microprocemors and DRAMS.
	It is possible to fabricate devices with a very large transistor
-	count, however, translating it into useful OPS (operations
	per second) is the critical part.
The state of the s	A logical recourse to this problem is to use implicit
-	H togical recourse to this provient is to as improve
	and explicit parallelism.
8)	Memory Disk Speed Argument:
-	Speed of computation not only depends on processor but
	also access time of memory.
-	Gaps in performance difference between processors and
	memory present a bottleneck.
-	To reduce this gap we use memory caches and we
	can also use parallelism.
_	Parallelism reduces this bottleneck by:-
	i) Aggregating larger caches (ii) Higher aggregate bandwidth
c)	Data Communication Argument:
-	consider mining of large commercial datasets over a
	low network bandwidth.
	Even if computing power is available it is infeasible to
	collect data without parallelism.
11	

the market of the section of the sec

1		
Paga No.		
Date		
[Date	1	1 1

(t) A typical MIMD architecture

	Hence motivation for parallelism comes in due to infeasibility of centralized approach.
92>	Describe dichotomy of parallel computing.
	The dichotomy of parallel computing from a programmer's
	perspective are ways of expressing parallel tasks and mechanisa
\$.	for specifying interaction between these tasks.
	The former is known as Control Structure and the latter
	as communication model
	Control Structure: - 11 hours of married state and
1.	Parallel tasks can be specified at various levels of granubic
15/4	i) Each program in a set of programs can be viewed
	as one parallel task. (ii) Individual instructions within a
	program can be viewed as parallel tasks.
2.	Between (i) and (ii) lie a range of models for specifying the
	control structure of programs and the corresponding architectura
	support for them.
3.	In architectures referred to as single instruction stream,
	multiple data stream (SIMD), a single control unit
	disputches instructions to each processing unit.
4.	Computers in which each processing element is capable of
	executing a different program independent of the other
	processing element are called multiple instruction stream,
- F + C + 7 , p + 2	multiple data stream (MIMD) computers. PE = = = = = = = = = = = = = = = = = = =
	Control
	Global Cos 78
	70
	Unit Oct 25
	(PE) PE (control Unit)
	(PE)

(a) A typical SIMP Architecture

		Date	
•	Communication Model:		
	There are two primary tasks/forms of data exchange		
	between parallel tasks: access	sing a shared data space	
	and exchanging messages.		
النسب	Shared - Address - Space Platf	oms:	
1.		view of a parallel platform	
	supports a common data spa	ce that is accessible to all	
	processors.		
2.	If the time taken by proce	nor to access any memory	
	word in the system is the s	ame, the platform is classified	
	as a uniform memory access	· · · · · · · · · · · · · · · · · · ·	
3.		certain memory words is longer	
		is called non-uniform memory	
	access (NUMA) multicomputer	manufacture district and	
i)	Messaging Platforms:	one the the contract	
11		f a messaging platform consists	
		with its own exclusive address	
***************************************	space.	Alleger per interes	
2.	Each of these processors can	be single processors or a	
U	shared-address-space multipu	rpose.	
3.	Since interactions are accompl		
		in this programming paradigm	
DESTRUCTION OF THE PROPERTY OF	are send and receive		
	Assessment of the second of th		
93>	Difference between SIMD &1	MIMD.	
Am	77	· 1	
	Stands for Single Instruction	Stands for multiple instruction	
	Multiple data.	multiple data.	
		- Leading to the contraction	
2.	Requires small or less memory.	Requires large or more memory	

-

Page No	0.	and the same of th
Data	1	-

		Data
3.	Less expensive.	More expensive,
4.	Single decoder.	Multiple decodes.
ی	Has latent/Tacit synchronization	Has acurate/explicit synchronization.
6.	It is synchronous programming.	It is asynchronous programming.
7.	Has less complexity.	Has more complexity.
8.	Less efficient in performance.	More efficient in performance.
24)	most is sociat by hand!	eit navallelism 2
	what is mount by Impli- Implicit parallelism allows	,
/1/2 (.		n about exploitation of parallelism.
	Exploitation of parallelism is	
	the compiler or the runtime	
3.	In this way parallelism is tr	
The second secon	maintaining complexity of sof	
	same level of standard sequen	Unit Carlo
4.	However, extracting paralleli	ism implicitly is not an easy task,
·	especially in the case of in	nperative programming languages.
5.	The situation is brighten fo	r declarative languages due
	to the following reasons:	
i)	They are referentially tran	sparent, le variables are immutate
<u>ii)</u>	Operational semantics are base	d on some form of non-determinion
iii)	Eager evaluation schemes all	ow dataflow like computation.
6.	Due to this efforts in para	allelizing declarative programming
	languages have been successfu	
7.	Some disadvalitages are:	and the state of t

Page No.	a) more many of the little	
Date		

i)	Typically the system lacks knowledge of various components
	of a computation, and may exploit very fined grained
	parallelism leading to slow-downs instead of speed-ups.
——i)	The system may attempt to parallelize code that is only
	apparantely parallel, being instead inherently sequential.
	This may lead to large amount of synchronization
	points and lead to inefficient execution.
95>	Write short note on N-wide superscaler architecture.
Ans 1.	Buperscaler architecture is called as N-wide architecture if
	it supports to fetch and dispatch of n instructions in
	every cycle.
-	Common instructions Carthimetic, load store, conditional
	branch) can be initated and executed independently in
New York	seperate pipelines.
3.	Processors with more than one pipeline are called
	super pipelined processors.
4.	The ability of processor to issue multiple instructions in
-p13	the same cycle is called as superscaler execution.
5.	Superscaler architecture helps exploit power of Instruction
	Level Parallelism [ILP].
6.	Superscales comes with following advantages:
(*)	Execute instructions concurrently and independily in
	seperate pipelines.
ii)	
	out of order execution.
2	Superscaler Architecture:
7.	DUPPLICATION TO THE TOTAL OF TH

