


TRIBHUVAN UNIVERSITY

PATAN MULTIPLE CAMPUS

PATAN DHOKA, LALITPUR



DIGITAL LOGIC (BIT 103)

LAB 5...

SUBMITTED BY

NAME: Suresh Dahal


CLASS: BIT - II

ROLL NO: 23

DATE: 2080/12/18

SUBMITTED TO

JYOTI PRAKASH CHAUDHARY

.....

CHECKED BY

TITLE:- REALIZE THE GIVEN BOOLEAN FUNCTION $F = W'X'YZ + W'XY'Z + WXZ + WX'YZ$ WITH LOGIC DIAGRAM. SIMPLIFY USING K-MAP AND IMPLEMENT SIMPLIFIED FUNCTION WITH BASIC LOGIC GATES.

a) OBJECTIVE

→ To use k-map to simplify the given Boolean expression.

b) REQUIREMENTS

- i) Digital Logic kit and simulator
- ii) 1 OR gate, 3 NOT gates, 4 NAND gates
- iii) Connecting wires
- iv) Interactive / sequence generator as input
- v) LED as output

c.) THEORY


1. INTRODUCTION:-

K-map is a graphical method used to simplify boolean algebra expression by grouping adjacent cells representing similar input combinations. It offers a visual representation of truth tables, aiding in the minimization of logic functions and optimizations of digital circuits.

2. LOGIC EXPRESSION:-

$$F = W'X'YZ + W'XY'Z + WXZ + WX'YZ$$

3. CIRCUIT DIAGRAM:-




4. K-map

W \ YZ	YZ	$\bar{Y}Z$	$\bar{Y}\bar{Z}$	YZ	$\bar{Y}\bar{Z}$
$\bar{W}\bar{X}$	0	1	1	1	1
$\bar{W}X$	0	1	1	1	1
$W\bar{X}$	1	1	1	1	1
WX	1	1	1	1	1

SIMPLIFIED EXPRESSION

$$F = XY'Z + WYZ + X'YZ$$

CIRCUIT DIAGRAM FOR SIMPLIFIED EXPRESSION



d) CONCLUSION:-

Hence, by doing this practical experiment, we have seen a real world benefit of using K-map to optimize a boolean expression. It helped us get same result with simpler circuit and less electronic components.

[Handwritten signature]