#### TRIBHUVAN UNIVERSITY

# PATAN MULTIPLE CAMPUS

PATAN DHOKA, LALITPUR

**DIGITAL LOGIC (BIT 103)** LAB ....

SUBMITTED BY

**SUBMITTED TO** 

NAME: Syresh Dahal CLASS: BIT-I/I-A

ROLL NO: 23

DATE: 2080/12/22

JYOTI PRAKASH CHAUDHARY

TITLE: DESIGN MOD-II JYNCHRONOUS UP COUNTER WITH STATE DIAGRAM, TRANSITION TABLE AND TIMING DIAGRAM.

### a) OBJECTIVE

-) To design mod-Il synchronous up counter with state diagram itransition table and timing diagram

### b) REQUIREMENTS


- i) Digital logic kit and simulator
- i) 4 JK flip-flop
- (ii) clock, interactive input
- iv) (onnecting wires
- V) LED as output

### () THEORY

## 1.) INTRODUCTION:-

mod (modules) - Il Synchronous up counter is a sequential logic execut to which contains 4 flip-flops as we need 4-bit to represent to in binary i.e. 1010. It counts from 0-10 and then cycles back to 0.

# 2.) STATE DIAGRAM



### 3. TRANSITION TABLE

onev state	Next state	Excita	Hon		
84 83 82 81	84 83 92 91	Jyky	J3K3	Jzkz	JIKI
0 0 0 0	0001	OX	OX	OX	1 ×
0001	0010	0 X	o X	1 ×	XI
00 0	0011	δX	0 1	Xo	14
0011	0100	OX	1 X	ΧI	XI
0 1 0 0	010/	O X	X O	04	1 X
0 0 1	0110	OX	X o	XIX	×I
6 1 1 0	6111	OX	X o	X O	IX
0   1	1000	IX	×I	XI	XI
1000	1001	XO	OX	ØX	[x
1001	1010	X O	OX	1 x	XI
1010	00 00	XI	OX	XI	OX

82	81			- 1	
8483	9281	8281	828,	819,	
8483	0	0	٥	0	
8483	0	0		0	
8483	*	X	X	X	The state of the s
8483	X	×	Х	X	The Land of the Lot of

For Ky				
8493	928	1 8281	8281	828,
8483	×	X	X	X
8483	Х	X	X	X
8483	X	×	×	X
8483	0	٥	X	

$$K_{y} = 02$$




828	1			
18483	8281	0281	8281	8281
8483	0	٥		0
8483	Х	X	Х	X
0403	X	X	×	×
0493	0	0	X	0


# For K3


9281				
8483	9281	8281	8281	9281
8483	X	X	[X	X
8483	0	0	Transpir	0
Q4 83	X	X	X	X
8483	X	×		X
	and particular	A seed in section of the last		A ST.

# For J2

9483	9291	ě	9281	0281	8281
8483	0		1	X	×
8403	0			X	X
8483	X		×	×	X
\$483	0		1	×	X
			THE RESERVE OF THE PARTY OF THE	CALL CONTRACTOR STATE OF THE PERSON NAMED IN	A STATE OF THE PARTY OF THE PAR







4.

