
TRIBHUVAN UNIVERSITY

PATAN MULTIPLE CAMPUS

PATAN DHOKA, LALITPUR



SUBMITTED BY

SUBMITTED TO

NAME: Suresh Dahal

CLASS: BITT-I/I

ROLL NO: .2.3

DATE: 2080/12/16

JYOTI PRAKASH CHAUDHARY

CHECKED BY


TITLE: - REALIZE THE FLIP-FLOP CIRCUITS WITH LOGIC DIAGRAM, CHARACTERISTIC TABLE AND LOGIC FUNCTION

- i) CLOCKED SR FLIP-FLOP
- 9) OBJECTIVE
- To realize SR flip-fbp circuit with Characteristic table, lagic diagram and lagic function
- 5) REQUIREMENT
- i) Digital Logic Kit and Simulator
- ii) 2 AND gates, 1 clock input, 2 NOR gates
- iii) Connecting wires
- iv) Interactive lsequence generator as input
- V) LED as output
- 1) THEORY

1. INTRODUCTION

SR flip-flop has two inputs R and S and two outputs i.e. normal and complemented. It has two states set and reset. It should be given a clock pulse to change its state otherwise it doesn't change value regardless of inputs variation.

2. LOGIC DIAGRAM




3. CHARACTERISTIC TABLE

B	5	R	8(+1)
0	0	0	O NC
0	0		o Reset
D	1	0	set
0			Invalled Londa
	0	0	1 NC
	0	1	U Reset
		1	Invalled cond

5	R	CIK	18++1	Commen
U	6	X	8+	NL
٥	1	1	0	Reset
1	0	1	1	set
1	1	1	2	Invalid

4. LHARACTERSSTIL EQUATION



8(+1) = S+ R/8

1) LONCLUSION

In this lab, we have realized the clocked RS lip-flop circuit with logic fiagram, characteristic table and logic function.


ii) JK FITP-FLOP

- a) OBJECTIVE
- -) To realize the Ik flip flop with legic diagram, characteristic table and logic function
- b) REQUIREMENT
- i) Digital Logic kit and Simulator
- ii) 2 AND gates, 2 OR gates
- iii) Connecting wires
- IV) Interactive / sequence generator as input
- V) LED os output
- () THEORY

1. INTRODUCTION

It is a refinement of the RS flip-flap to resolve invalid condition in RS flipflap. In Jk, Output & is ANDED with k and CP inputs So that the flip-flop is cleaved during a clock Pulse only if & was previously I. Similarly & I is ANDED with I and CP inputs.

2. LOGIC DIAGRAM




3. CHARACTERISTIC TABLE

8	\mathcal{J}	1	B(1+1)
٥	0	0	ONL
0	0	1	o Reset
0		0	1 set 1 teggle
0	1	1.	1 109910
1	6	8	1 NC,
1	0	1	o reset
1	1	0	1 set
	i	1	o toggle

J	K	86	(+1)
0	0	8+	NC
0	1	0	Reset
	0	1	Reset
1	1	01+	toggle

4. CHARACTERISTIC EQUATION




BH+4) = JB1+K18

d) LONILUSTON:

In this lab, we have realized Jk flipflop with legic diagram, characteristics table and equation.

- iii) D-FLIP-FLOP
- a) OBJECTIVE
- To realize the D flip-flop circuit with logse circuit, characteristics table and logic expression.
- 6) REBUIREMENT
- i) Digital logic kit and Simulator
- ii) I NOT gate, 4 NAND gates
- iii) (onnecting wires
- iv) Interactive Isequence generator as input v) LED as output
- (.) THEORY
- 1. INTRODUCTION:
- I flip flop means delay flip flop. It delays the output and gives input as output. It has only one input D.
- 2. LOGIC DIAGRAM:




3. CHARACTERISTIC TABLE

8)	841
0	Ø	0
0	1	
1	0	Ó
/	Ι	1

Phipu	13	-out	puts
Clk	D	8	R
0	X	NC	NC
	0	0	1
Constitution and the Constitution of State of			0

4. CHARACTERISTIC EQUATION



B(+1) = D

1) CONCLUSTON:-

In this lab, we have realized the D-flip-flop circuit with logic diagram, characteristics table and characteristics equation.


- iv) T-FLIP-FLOP
- 4) OBJECTIVE
- To realize T flip-flop with logic diagram, characteristics table and equation
- 6) REQUIREMENT
- i) Digital Logic Kit ar Simulator
- ii) 2 AND gates, 2 NOR gates
- (11) Connecting Wires
- iv) Interactive / sequence generator as input
- U) LED as output

(.) THEORY

1. INTRODUCTION

T means taggle flip-flop. It is a single input version of Jk flip-flop. Regardless of present state, the flip-flop complements its state when clack pulse occurs while input Tis 1.

2. LOGIC DIAGRAM




3. CHARACTERISTICS TABLE

8	T	8++1
0	0.	0
0	1	
1	0	1
7	1	0

T	0(+1)	
0	8+	No change
1	Qt	complement

4. LHARACTERISTIC EQUATION



d) CONCLUSTON:

In this Lab, we have realized T-flip-flop with Logic diagram, Characteristic table and Logic characteristics equation