


TRIBHUVAN UNIVERSITY

PATAN MULTIPLE CAMPUS

PATAN DHOKA, LALITPUR



DIGITAL LOGIC (BIT 103)

LAB .10.

SUBMITTED BY

NAME: Suresh Dahal
CLASS: BIT-I/I-A
ROLL NO: 23
DATE: 2080/12/22

SUBMITTED TO

JYOTI PRAKASH CHAUDHARY

.....
CHECKED BY

TITLE)-DESIGN 4-BIT BINARY RIPPLE COUNTER WITH STATE DIAGRAM, TRUTH TABLE AND TIMING DIAGRAM

a.) OBJECTIVE

→ To design 4-bit binary ripple up counter with state diagram, truth table and timing diagram

b.) REQUIREMENTS


- i) Digital logic kit and simulator
- ii) 4 JK flip-flop, 1 NOT gate
- iii) Vcc and clock input
- iv) Connecting wires
- v) LED as output

c.) THEORY

1. INTRODUCTION:-

Ripple Counter is a sequential logic circuit. It cycles through a specified number of state, in this case of 4-bit ripple counter, it counts from 0-15 and then recycles to 0 because it is 4-bit up counter. Ripple counter is asynchronous in nature in which first flip flop is given a negative clock pulse whose output becomes input of second flip-flop and so on.


2. State Diagram:-




3. TRUTH TABLE

Clk	Q_4	Q_3	Q_2	Q_1
↓	0	0	0	0
↓	0	0	0	1
↓	0	0	1	0
↓	0	0	1	1
↓	0	1	0	0
↓	0	1	0	1
↓	0	1	1	0
↓	0	1	1	1
↓	1	0	0	0
↓	1	0	0	1
↓	1	0	1	0
↓	1	0	1	1
↓	1	1	0	0
↓	1	1	0	1
↓	1	1	1	0
↓	1	1	1	1

4. CIRCUIT DIAGRAM



5. TIMING DIAGRAM:-



d) CONCLUSION:-

In this lab, we have implemented 4-bit binary ripple up counter with state diagram, truth table and timing diagram.

[Signature]
08/01/23