
TRIBHUVAN UNIVERSITY

PATAN MULTIPLE CAMPUS

PATAN DHOKA, LALITPUR



DIGITAL LOGIC (BIT 103)
LAB J.O.

SUBMITTED BY

SUBMITTED TO

NAME: Suresh Dahal CLASS: BII - I/I - A

ROLL NO: ..2.3

DATE: 2080/12/22

JYOTI PRAKASH CHAUDHARY



TITLEI-DESIGN 4-BIT BINARY RIPPLE COUNTER WITH STATE DIAGRAM ITRUTH TABLE AND TIMING DIAGRAM

a.) OBJECTIVE

To design 4-bit binary ripple up counter with state diagram, buth table and timing diagram

b.) REQUIREMENTS


- i) Digital logic kit and simulator
- ii) 4Jk flip-flop, 1 NOT gate
- (ii) Vec and Clack input
- iu) Connecting wives
- V) LED as outpat
- () THEORY

1. INTRODUCTION:


Ripple Counter is a sequentral logic crecit.

It cycles through a specified number of state in this case of 4-bit ripple counter, it counts from 0-15 and then recycles to 0 because it is 4-bit up counter. Ripple counter is asynchronous in nature in which first flip flop is given a negative stock pulse whose output becomes input of esecond flip-flop and so on.





	CIK	94	Ø 3	Qz	8,
	1	0	0	0	0
	\downarrow	0	0	0	1
	7	0	6	1	0
The second second	1	0	0		
and the same of the same	1	٥.	1	٥	0
Control Section (1)	1	٥	1	٥	1
Part land have been	4	ð	-	(0
NAME OF PERSONS ASSESSED.	4	δ		ng hat, sang jag same ini e n tag	
-	1		٥	0	0
	1	1	0	٥	
	7	1	0	0.000	0
	1	1	٥		
	1			0	0
Selection of the last	1	~	1	0	
Name and Post Of the Owner, where the Owner, which is the Owner, where the Owner, which is the Owner, where the Owner, which is the O	V		1		0
	1		1		



5. TIMING DIAGRAM:-

By

In this lob, we have implemented 4-bit binary ripple up counter with state diagram, truth table and timing diagram.

