
TRIBHUVAN UNIVERSITY

PATAN MULTIPLE CAMPUS

PATAN DHOKA, LALITPUR



DIGITAL LOGIC (BIT 103)

LAB

SUBMITTED BY

SUBMITTED TO

NAME: Suresh Dahal

CLASS: ..BI.T ... I /I

ROLL NO: .2.3

DATE: 2080 (12118

JYOTI PRAKASH CHAUDHARY

CHECKED BY

TITLE: IMPLEMENT THE FULL ADDER LOGIC CIRCUIT IN BOTH SOP AND POS WITH LOGIC DIAGRAM AND TRUTH TABLE.

- a) OBJECTIVE
- > To implement the full odder Logic circuit in both SOP and POS
- b) REQUIREMENTS
- i) Digital logic kit and simulator
- ii) 6 OR gate, 3 NOT gates, 8 AND gates
- iii) Connecting wives iv) Interactive /sequence generator as input
- U) LED as output
- () THEORY

1. INTRODUCTION:-

Full adder is a combinational logic circuit that forms the arithmatic sum of three inputs. It has three inputs and 2 outputs i.e. sum and comy.

2. FOR SUP

2.1. TRUTH TABLE'-


X	7	Z	5	(
0	0	o	6	0
0	0		1	0
0		0	I	0
0			6	1/
	0	0		0
	0	1	0/	1
1		0	0	1
1	1		/1	l

Sum = x1y12+ x1y21+ xy121+ x42 Carry = x142 + x4/2 + x42

22 K-MAP :-

Since sum can't be further simplified even after using K-map as there exists no loop between two or more adjacent elements, we use K-map to simplify equation of carry.


=) FOR CARRY!-




Now, carry = X2+42+X4

23. CIRCUIT DIAGRAM

FOR SUM






3. FOR POS

$$S = (X+y+z)(X+y+z)(X+y+z)(X+y+z)$$


 $(=(X+y+z)(x+y+z)(X+y+z)(X+y+z)$


3.1 K-MAP FOR CARRY



Now, C = (X+Z)(X+Y)(Y+Z)

3.2 CIRCUIT DIAGRAM:





d.) CONCLUSION:-

In this lab, we have learned to implement full adder legic circuit in both sop and pos with the help of digital logic simulator software and verified the output with the buth table.