
TRIBHUVAN UNIVERSITY

PATAN MULTIPLE CAMPUS

PATAN DHOKA, LALITPUR



DIGITAL LOGIC (BIT 103) LAB \mathcal{J} ...

SUBMITTED BY

SUBMITTED TO

NAME: Suresh Dahol

CLASS: ...B.I..I..... I/I

ROLL NO: ..?..3

DATE: 20.801/2126

JYOTI PRAKASH CHAUDHARY

снескер ву


TITLE: PEALIZE MASTER SLAVE FLIP-FLOP LIRCUIT WITH LOGIC DIAGRAM, TRUTH TABLE AND TIMING DIAGRAM

- 9) OBJECTIVE
- -) To realize master-slave flip-flop circuit with logic diagram, touth table and timing diagram
- b) REQUIREMENTS
- i) Digital Logic Kit and Simulator
- 11) 8 NAND gates, 1 NOT gate
- (11) Connecting wives
- iu) Interactive / sequence generator as input
- v) LED as output
- () THEORY

1.) INTRODUCTION

It consists of two flip-flops, one is called master and another is called slave. Output from master is given input for slave and clock pulse provided to each flop-flop is complement of each other.


2) LOGIC DIAGRAM



3. CHARACTERISTIC TABLE

in	puts		outpu	Remark	
CIK	J	1	8n+1	Bn+1	
X	0	0	90	An	No Charge
1	0	0	82	Rn	No charge
1	0		0		Reset
1	1	0	1	0	set
1			Bn	Bn	Toggle

4. TIMING DIAGRAM:-



J.) CONCLUSTON ;-

In this lab, we have realized master slave flip flop with Logic diagram, truth table and timing diagram.