


Dec 11, 2024

Digital Electronics.

And Gate


A	B	Output $y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

IC: 7408 will do the And operation.



If both voltage's high then result is also high value. If any value 0, then result is 0.

~~OR function~~. And fn. has various types of ICs. Inputs are more than 1.



A	B	C	$y = (A \cdot B \cdot C)$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Any signal down. Then all the value in result = 0.

last value is 1.

All pins = 1, then result = 1.

Timing Diagram, of Input of And gate.

Input Signals. (Depend on waveform).

Input $\frac{0}{A}$ 0100101100.

Input $\frac{1}{B}$ 1101100111.

0100100100.

if 1 trigger state fire will go through 4 stages of internal $t_1 + t_2 + t_3 + t_4$.

0 1 0 0 1 0 1
1 1 0 1 1 0 0
0 1 0 0 1 0 0

16, 5
1 2 3 4 5
6 7 8 9 10 11 12
14, 16, 17, 19, 20, 21,
22, 23, 24.
18,

OR-Gate

a	b	c	y = a + b + c
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

The IC: 7432 is OR gate.

$$Y = A + B$$

If any signal is high, output is high.

If all signal 0 then output low

If any is high output is high from 1 to 7. all the signals are high.

next class: Timing Dig.

Time Dig.

A - 0 1 0 0 1 0 1 1 0 0
B - 1 1 0 1 1 0 0 1 1 1


Fundamental
conv.

Memory.

Logic Gates (AND, OR, NOT)
and Timing Diagram

NOT Gate: 7404.

NOTGATE: Input low then Output high & vice.




A	Ā
0	1
1	0

1 Trigger will cross 2 states is NOT gate.

Nand Gate: is NOT and And Gate.

1st And Then NOT.



If IC: 7400 is Nand gate.

Timing Dig

A 0 1 0 0 1 1 0 1
B 1 0 1 1 0 0 1 0
has only 2 states
T₁ and T₂ states.

Input A/B	Output output y
0 0	1
0 1	1
1 0	1
1 1	0

06.11.2024.

Computer Architecture

regular


NOR gate:

prev. NAND gate
design of not and/or



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

NAND Gate




A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Exclusive Gate: X-OR.



X-OR for 2 or more input
Output

Both 0 then output is 1.

It is combining 2 gates.



omit



$A \oplus A' = 1$
 $B \oplus B' = 1$ } property

11-2024

Computer Arch. Unit 3.

Data Type: Size, Range.

General Terminology:

Signed: -ve, +ve and $0 - 2^{n-1}$ to $2^n - 1$.

Unsigned: 0 to +ve, 0 to $2^n - 1$.

Where n is no. of bits.

Dev Cpp IDE: 32 bit.

Int (size of integer): 2 byte

$n = 16$.

-2^{15} to $2^{15} - 1$

-32768 to 32767 .

error in Turbo Cpp. (exception).

in Dev Cpp: size of int: 4 byte.

We reconsider the data type with.
double, float, long.

(i) check compiler arch.

(ii) check variable size.

Unit - III

CPU Organisation

Stack Org.

Accumulator of.

General purpose register Org.

① Fetch

② Decode

③ Execute.

Accumulator register store previous value.

Drawback: If we switch/Expression change, we need to copy the value

else the value is ~~over~~ overwritten.

file is saved, close button trigger;
whether you want to save file?

So why we use General register processor used.

Search: (fetch). Search. Primary Unit
Many links (seo): (decode). decision making. } control unit
Open appropriate link: (execute) finalise output

Task: analyse 5 problems resolved through
fetch decode and execute operations.

- CPU take input from cache memory.

hit - miss ratio: (OS)

various stages of CPU execution (Instruction-
execution phases)

(i) fetch


(ii) Decoded

(iii) executed

(iv) storage

after closing file; data store to the
same location.


Digital Electronics.



- ① no system
- ② Gate Theory
- ③ other NAND Gate.
- ④

t_{pd} = Propagation delay Time.

16, 26... 56 will minimise T_{pd} .



$$A \rightarrow \begin{matrix} \text{A} \cdot \text{B} \\ \text{B} \end{matrix} \rightarrow \neg(A \cdot B) = \overline{A \cdot B} = \overline{A} + \overline{B}$$

$$A \rightarrow \begin{matrix} \text{A} \cdot \text{B} \cdot \text{C} \\ \text{B} \\ \text{C} \end{matrix} \rightarrow \neg(A \cdot B \cdot C) = \overline{A \cdot B \cdot C}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Nand Gate IC 7400.

It is a combination of And / not gate. It has two or more than 2 inputs and only one. of its input is low. If A and B are two inputs. then Y can be represented


mathematically as $Y = A \cdot B$, here dot (\cdot) denotes the AND operation and $(\overline{})$ denotes inversion. Truth table and symbol of Nand gate.

NOR Gate: IC 402.




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0




X-OR Gate IC 7486. Exclusive gate



Principle of duality: And convert to or gate.
and or gate convert to And gate.

Represent equivalent to



Theory: An X-OR gate is a gate with two or more than two inputs and one output.

The X-OR gate gives High state if one and only one input is 'High'. This is equivalent

to saying that the output is High if either input A or input B is High exclusively and low when both are '1' or '0' at a time.

If 'A' and 'B' are two inputs. Then output 'Y' can be given mathematically as $Y = A \oplus B$.

Here \oplus denotes the X-OR operation and is equivalent to $A \cdot \bar{B} + \bar{A} \cdot B$. The Truth table and symbol of X-OR gate is shown.

A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

13-11-2014. DMTC-11 CPU Org.


2nd memory \rightarrow Primary memory \rightarrow cache memory.

Hit : CPU was not workless. Throughput high

miss : CPU did not go from primary to cache memory.
Throughput low.

Efficiency - efficiency ratio.

Fetch: Primary memory



Components of CPU:

- ① CU
- ② ALU
- ③ Registers.

Registers are 3 types:

- (i) Accumulator.
- (ii) General purpose register.
- (iii) Special purpose registers.

Accum. and GPR store intermediate result / inst. for temporary.

ALU has Accum. register. 1st operand in Accum, 2nd operand to ALU.

GPR is also same as Accum but not ALU specific.

ALU: Integer Math processing

GPR: Floating point processing.

Special purpose registers:
 (i) PC - Program Counter is register that hold
 hold. of next instruction for execution.
 PC will circulate the jobs.
 CPU will not go into idle state.

Stack Org. 1 add.
 Accumulator Org. 2 add.
 General Purpose Register Org. 2/3 add.
 PC send next add. to MAR

- (ii) stack pointer register.
- (iii) Index register.
- (iv) Status flag register.
- (v) Instruction Register
- (vi) memory address register.
- (vii) memory buffer register

Status in 0 and 1.

0 \rightarrow 1 (if ON).

\rightarrow To store address of Operator

It is container of 1 bit of info

0 is disabled mode

1 is enabled mode.

0 flag / sign flag (for +ve / -ve) / carry flag
 all by default = 0;

Searching

flag = 0

[search ()

if (flag = 1)

item found.

else

item not found.

We open file, it hold add. in mar.

The data is hold in mbr. data store in buffer.

PC transfer info to mar. PC does

Pipelining of job

microprocessor
 \rightarrow bit: 64 bit 128 bit
 specification


\rightarrow application based:
 micro controller ex:
 TV, AC, bridge
 has embedded system
 for specific purpose
 and no multipurpose.
 chip is microcontroller

\rightarrow Architecture / H/w
 \rightarrow CISC \rightarrow small inst.
 \rightarrow RISC \rightarrow mic. inst.
 \rightarrow VLIW
 \rightarrow BOTH CISC, RISC
 for microinstruction
 programming:

EPIC:
 explicitly


Task:
 [CPU & its
 components]

Corrected




Universal Gate theory by NAND gate;
Realize: NOT AND OR; NOR, XOR, XNOR.


① make Not.



② make OR:



③ make and.



Dec - 0-9, 10-19, 20-29...
Bin - 0-1, 2-11, 100-101...
Oct - 0-7, 10-17, 20-27...
Hex - 0-F, 10-1F, 20-2F, 30-3F.

2^n
 $2^0 = 1 = 2^0 = 1$
1 bit = 0 = 1
2 bit = 1 = 2
3 bit = 2 = 4
4 bit = 3 = 8

	64	32	16	8	4	2	1
0 (1 bit)							0
0 (4 bit)					0	0	0
1					0	0	0
2					0	0	1
3					0	0	1
4					0	1	0
5					0	1	0
6					0	1	1
7					0	1	1
8					1	0	0
9					1	0	0
10					1	0	1
11					1	0	1
12					1	1	0
13					1	1	0
14					1	1	1
15					1	1	1