And Gate

(	sate				TO TO	. 140	g will do
	A	B	yout	ut y=A	B	And t	percution.
	0	D	00		11/2	)-4	EAB .
	!	0	1.		1 P		i who let

If both voltage is luga then sessett is also high value. If any value 0, Then result is 0.

has voucous types of ICE

A-D-Y= A.B.C.

PATIB	C	1 y=(A.B.C)
00	0	0
00	1	0
101	0	0
101	1	0
110	0	0
10	9	0
	nu	0
1/10	0	
100	1	
		1

Any signal down. Then cut the value in result = 0.

Lout vaule 1's 1.

All pins = 1. then result = 1.

Timing pigroum. & input of And vate.


Input signal. (Depend on waveforn.

Input - 0100101100.


Inputs 1. 1101100111.

0100100100.

16 1 trigger state fire will go tworger 4 chages & internal titz +8+4.



,



1.11-2024 Computer Aren. Unit 3. Data Type: Size, range. General Teuminology Signed: -ve, +ve and 0 -2"-1 to 2"-1. Unsigned: 0 to tre, 0 to on-1.

where n is no of hits! Dev Cpp Ide: 32 bit.

> Int(size of integer): 2 hyre n=16. -215 +0 215-1

- 32768 to 32767. evocon in Twino Cpp. (exeception). in Dercep: size of Int: 4byte.

we reconsider the data type with. double, flood, dong.


(i) thech compiler arch. (ii) check variethestre.

Unit - 74 CPU Organisation Stack org. accumulator of. greneral purpose register ong.

(1) Fotch 2 Decode 3 execute.


Accumulator register store prevenus value. Drawback: If we switch/ Expression change, we need to copy the value

else the value is over overwritten. file is waved, evere button triggere: whether you want to save file? So uny we use General register procesor used Search: (jetch). Search. Primary unit Grany Links (seo): ( decode), decison making. Co open appropriate link: (eneate) finitive output Touch: analyse 5 problems resolved through betch decode and execute operations. ·- CPU take input from cache memory various stages & CPU execution (Instruction. hit - missratio: (05) Si) fetch 7 (11) Decodes (11) executed, offer clusing file; data store to the



Nand Grede 107400. It is a combination of And I not gate. It was two or more than 2 to puts and only once. of His Imput 1's low. If A and Barre + wo impeds ... 1 then y combo, represented mouth ematically as Y= A-B, hore dot. (.) denotes the AND operation and () A Man a Mousian. Truck table and Symbol. NOS Gate: IC402. AtB Y=(A+B) =A+B =A·B


K-OR GROVE IC 7986.



prince of duality: And convert to or gate.

and or gave convert to Andgate.

Represent equivalent



A B C

gate with two or more than two Inputs and one putput.

The XDR gate gives High state.

The one and only one in put is


thigh! This is comivalent

or input B is High exclusively and low when both over 11'or 'o' out a time.

If I A I and I B' over two inputs. Then output I' loube given mathematically as  $Y = A \oplus B$ .

Here F'elenotes the XOR operation and Is equivalent to A.B + AB The The Town table.


and symbol of X+Dr gate is shown.



13.11.2014. DMTC+1 CPU Drg. memory memory -> cache memory. dit : cpu was not workless. Throughput high miss: cpu did not go buon formary to coche menon Theroughput low. D'Skill - efficiency ration Fetch: Primary memor Execute CV ALV Registers Components g (PU: @ 00 @ ALU & Registers. Registero arce 3 types: (1) Auumilator. (11) Greneral purpose register (iii) special propose registers. Accum, and GPR store intermediate result | inst. for tempony. ALU hous Accum. Hegister. Ist operand in Accum, 2nd operand to ALU. GPR is also same as Accum but not ALU specific. ALU: Integer Math processing GPA: Flocuting point processing

decided frompose registers is register that hold nold . of next antruction for execution. CPU will circulate the jobs. microprocessor Cabit : 64 hit 128 bit specification Stack org. 1 add application bouls. Accumulator org. 20 dol.
Greneral Purpose org 2/3 add. micro controlles. TV, AC, breidge how embedded system per send next add . TOMAR for specific purpose and nomultipurpose. chip is microcontroller Cilstack pointernequiter. - Architecture /H/w (iii) Index registers. LICESC -> smaujout. (iv) Status flog register. LAISC->mic. inst. (V) Instruction Regulation LOVLINP Wilmemory address register. L, BOTH CISC, RIIC for microinstruction (vii) memory bupper register O fro gramming: EPIC Status in 0 and 1 explicitly 0 -> 1 (4 ON). > To store address of Operators It is container of I bit of info O is disabled mode Oflang /sign flag (fortve 1-ve) / cowy flag all ly default = 0; components. stauching flag=00 search () 16 (flog = 1) item found. else it em not found. weopen file, it hold add in mar. The data is hold in mbr. data store in burger. per trouger into to mar. per does Pipelining of job

XNOR:



Muivernal Gates. universal gates and these guto which can be wired for implementing any bate like AND DR, XDR, XNOR, NOT or any combination a basic godes. NAND and NOR gates are universal gates. But some sures that are need to be gates.
imprementing Nound or NOR based gates bollowed when.

Nand Gate and NOA Gate:

