
Logic Design 2DI4 Lab 3

Instructor: Dr. Bauman/Doyle Lab TAs: Yifei Zhang (zhany217), Nfise gharbankhani (ghorbn2), Gaurav.P (prajupg), Connor Rigotta (ricotta)

Mustafa Shahid- L08 - shahim45 - 400440384 Abaan Khan - L08 - khana454-400428399

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by [Mustafa Shahid, shahim45, 400440384]

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by [Abaan Khan, khana454, 400428399]



3.5.2 "Programming" 3-to-8 Line Decoder in physical ICs.


1. Verify the function table for the sn74HC138 is a 3-to-8 line decoder from Table 4.6 of your textbook (Truth Table of a Three-to-Eight-Line Decoder). Use switches for X, Y, Z selects and LEDs for the outputs. Refer to the data sheet for handling the enable pins.

Table 4.6 *Truth Table of a Three-to-Eight-Line Decoder*

Inputs			Outputs							
x	y	z	D ₀	D_1	D ₂	D_3	D_4	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Figure 1: Truth Table of a 3-8 decoder.

Image of our circuit we built in lab:



The above circuit verifies the results in the truth table taken from the textbook.

2. Referring to your textbook, find the truth table and logic expression for a full adder. "Program" this full-adder circuit such that F1 represents the sum (S) and F2 represents the carry (C). Mark every connected row-column intersection with an X. Build the circuit and verify operation.

Milestone 2

Answer:

Table 4.4 *Full Adder*

X	y	z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Figure 2: Truth table for a full adder.

We have:

S = Sum(m1, m2, m4, m7)

C = Sum(m3, m5, m6, m7)

Therefore, the final circuit using 3:8 decoder:





Figure 3: Full Adder circuit using 3:8 decoder.

Image of our circuit we built in lab:



The above circuit verifies the results of the truth table taken from the textbook.

3.5.3 3-to-8 Line Decoder in HDL

Milestone 3

Refer to your textbook for the design of a 3-to-8 Line Decoder (input: 3-bits binary code. output: 1 of 8 bits). For reference, a 3-to-8 line decoder schematic can be found in Mano Figure 4.18 (Figure 4.19 is a 2-to-4 line decoder with enable). HDL Example 4.1 is also a good starting point. Using Quartus II define a 3-to-8 Line Decoder, compile your model and load it on to the CPLD. For inputs connect wires from toggle switches to CPLD inputs. For outputs connect CPLD outputs to LEDs. For your report, include a screen capture of your modelling – ensure all team member names and student numbers appear in the comments of the Verilog model text.

Answer:

The Verilog model needs to be made based on the circuit shown below:






Figure r# 4: Circuit for 3:8 Decoder using primitive logic gates.



A screenshot of our Verilog code



Screenshot for the corresponding pin assignments: - 1600 D P R R D D F # 3 8 4 0 0 0 C Lab3_M3 Navigator A Hierarchy Entity:Instance <<new>>> ▼ 🗸 Filter on node names: * ▼ Category: All X 10: 10M50DAF484C7G Lab3_M3 A To Assignment Name Value Enabled Comment Tag 1 4 out DO Location PIN_D14 Yes 2 4 Location °≝ D1 PIN E14 Yes 3 🗸 ₩ D2 Location PIN C13 4 🗸 **₩** D3 Location PIN_D13 Yes 5 🗸 ₩ D4 PIN D10 Yes 6 4 ₩ D5 Location PIN A10 Yes 7 -° D6 Location PIN_A9 Yes 8 🗸 D7 Location PIN_A8 Yes <u>□</u> A Location PIN D12 Yes Compilation ▼ ■ ② ⊗ 11 ✓ <u>□</u> B Location PIN C11 Yes E-C Location PIN_C10 Yes Task 12 <<new>> <<new>> <<new>> Analysis & Synthesis Fitter (Place & Route) → ► Assembler (Generate programm ► ► Timing Analysis Assigns a location on the device for the current node(s) and/or pin(s). ► ► EDA Netlist Writer All 8 A . A V <<Filter>> 66 Find Next ype Running Quartus Prime EDA Netlist Writer
Command: quartus_eda --read_settings_files_off --write_settings_files=off Lab3_M3 -c Lab3_M3
A 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PR
204019 Generated file Lab3_M3_vo in folder "C:/Users/HP/Desktop/Macenng/2ND YEAR/Fall23/COMPENG 2DI4/Lab3_Milestone3/simulation/questa/" for E
293000 Quartus Prime FDA Netlist Writer was successful. 0 errors, 1 warning System (25) Processing (124) Q Search


3.5.5 (Bonus) HDL Functional Simulation of Lamp Controller

Bonus Milestone: HDL Simulation of Lamp Controller


Return to your Lamp Controller, but instead of external switch connections you will run a basic simulation by manually creating a functional simulation with Vector Waveform Files or a testbench module to test all input combinations, and perform a functional simulation. Use Primitive Gates Model (AND, OR, NOT, etc.) for your design entry of the lamp controller. Note section 3.6 has additional information to assist with simulation.

For this bonus include in the report:

1. Copy of Verilog HDL code entry defines the Lamp Controller (place in appendices) [4 marks],



2. An annotated screenshot of functional simulation results with all combinations of bit inputs. The annotation should illustrate your understanding of the connection between the inputs and outputs. [2 marks],



3. A short description of how you tested and verified the circuit [4 marks].

ANSWER-3:

In the manual, we are instructed to use 20ns for the x1&x2. However, we modified the x1 value to 10ns and left x2 at 20ns because we are using an exclusive OR gate and this helps us to differentiate between the output and clearly view the results of our simulation.