











#### SN54HC595, SN74HC595

SCLS041I-DECEMBER 1982-REVISED SEPTEMBER 2015

# SNx4HC595 8-Bit Shift Registers With 3-State Output Registers

#### **Features**

- 8-Bit Serial-In, Parallel-Out Shift
- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- Low Power Consumption: 80-µA (Maximum) I<sub>CC</sub>
- $t_{pd} = 13 \text{ ns (Typical)}$
- ±6-mA Output Drive at 5 V
- Low Input Current: 1 µA (Maximum)
- Shift Register Has Direct Clear
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## **Applications**

- **Network Switches**
- Power Infrastructure
- LED Displays
- Servers

## 3 Description

The SNx4HC595 devices contain an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial outputs for cascading. When the output-enable (OE) input is high, the outputs are in the high-impedance state.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN54HC595	LCCC (20)	8.89 mm x 8.89 mm
3N34HC393	CDIP (16)	21.34 mm x 6.92 mm
	PDIP (16)	19.31 mm × 6.35 mm
	SOIC (16)	9.90 mm x 3.90 mm
SN74HC595	SOIC (16)	10.30 mm x 7.50 mm
	SSOP (16)	6.20 mm x 5.30 mm
	TSSOP (16)	5.00 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram (Positive Logic)





#### **Table of Contents**

1	Foatures		9.2 Functional Block Diagram	12
-	Features 1			
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	13
4	Revision History2	10	Application and Implementation	14
5	Device Comparison Table 3		10.1 Application Information	14
6	Pin Configuration and Functions 4		10.2 Typical Application	14
7	Specifications	11	Power Supply Recommendations	16
•	7.1 Absolute Maximum Ratings	12	Layout	16
	7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	16
	7.3 Recommended Operating Conditions		12.2 Layout Example	16
	7.4 Thermal Information	13	Device and Documentation Support	
	7.5 Electrical Characteristics 6		13.1 Documentation Support	
	7.6 Timing Requirements		13.2 Related Links	
	7.7 Switching Characteristics 9		13.3 Community Resources	17
	7.8 Operating Characteristics		13.4 Trademarks	17
	7.9 Typical Characteristics		13.5 Electrostatic Discharge Caution	17
8	Parameter Measurement Information		13.6 Glossary	17
_		14	Mechanical, Packaging, and Orderable	
9	Detailed Description 12		Information	17
	9.1 Overview 12			

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision H (November 2009) to Revision I

Page

Added Applications section, Device Information table, Pin Configuration and Functions section, ESD Ratings table,
 Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation
 section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
 Mechanical, Packaging, and Orderable Information section
 Deleted Ordering Information table.

Added Military Disclaimer to Features list.

Submit Documentation Feedback

Copyright © 1982–2015, Texas Instruments Incorporated



# 5 Device Comparison Table

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN54HC595FK	LCCC (20)	8.89 mm x 8.89 mm
SN54HC595J	CDIP (16)	21.34 mm x 6.92 mm
SN74HC595N	PDIP (16)	19.31 mm × 6.35 mm
SN74HC595D	SOIC (16)	9.90 mm x 3.90 mm
SN74HC595DW	SOIC (16)	10.30 mm x 7.50 mm
SN74HC595DB	SSOP (16)	6.20 mm x 5.30 mm
SN74HC595PW	TSSOP (16)	5.00 mm x 4.40 mm

Product Folder Links: SN54HC595 SN74HC595



## 6 Pin Configuration and Functions

D, N, NS, J, DB, or PW Package 16-Pin SOIC, PDIP, SO, CDIP, SSOP, or TSSOP Top View





#### **Pin Functions**

	PIN			
NAME	SOIC, PDIP, SO, CDIP, SSOP, or TSSOP	LCCC	VO	DESCRIPTION
GND	8	10	_	Ground Pin
ŌĒ	13	17	I	Output Enable
$Q_A$	15	19	0	Q <sub>A</sub> Output
$Q_B$	1	2	0	Q <sub>B</sub> Output
$Q_{C}$	2	3	0	Q <sub>C</sub> Output
$Q_D$	3	4	0	Q <sub>D</sub> Output
$Q_{E}$	4	5	0	Q <sub>E</sub> Output
$Q_{F}$	5	7	0	Q <sub>F</sub> Output
$Q_{G}$	6	8	0	Q <sub>G</sub> Output
$Q_{H}$	7	9	0	Q <sub>H</sub> Output
Q <sub>H</sub> '	9	12	0	Q <sub>H</sub> Output
RCLK	12	14	1	RCLK Input
SER	14	18	1	SER Input
SRCLK	11	14	I	SRCLK Input
SRCLR	10	13	1	SRCLR Input
		1		
NC		16		No Connection
INC		11		NO COMBECTION
		16		
V <sub>CC</sub>	_	20	_	Power Pin

Product Folder Links: SN54HC595 SN74HC595



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current (2)	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±35	mA
	Continuous current through V <sub>CC</sub> or GND			±70	mA
$T_{J}$	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2000	
V <sub>(ESI</sub>	D) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			SN	154HC59	5	SN	174HC59	5	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
$V_{CC}$	Supply voltage		2	5	6	2	5	6	٧
		$V_{CC} = 2 V$	1.5			1.5			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
		$V_{CC} = 2 V$			0.5			0.5	
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35			1.35	V
V <sub>IL</sub> Lov		$V_{CC} = 6 V$			1.8			1.8	
$V_{I}$	Input voltage		0		$V_{CC}$	0		$V_{CC}$	٧
Vo	Output voltage		0		$V_{CC}$	0		$V_{CC}$	<b>V</b>
		$V_{CC} = 2 V$			1000			1000	
Δt/Δν	Input transition rise or fall time (2)	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

Product Folder Links: SN54HC595 SN74HC595

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> If this device is used in the threshold region (from V<sub>IL</sub>max = 0.5 V to V<sub>IH</sub> min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t<sub>t</sub> = 1000 ns and V<sub>CC</sub> = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



#### 7.4 Thermal Information

		SN74AHCT595						
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	82	57	67	64	108	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		OT CONDITIONS	.,	T	<sub>A</sub> = 25°C		SN54H0	C595	SN74HC595		UNIT
PARAMETER	16	ST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$	$Q_{H'}$ , $I_{OH} = -4 \text{ mA}$	451/	3.98	4.3		3.7		3.84		V
		$Q_A - Q_H$ , $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$Q_{H'}$ , $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
		$Q_A - Q_H$ , $I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
V <sub>OL</sub>		$Q_{H'}$ , $I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
		$Q_A - Q_H$ , $I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		Q <sub>H</sub> , I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
		$Q_A - Q_H$ , $I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
I	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
I <sub>OZ</sub>	$V_O = V_{CC}$ or 0, $Q_A$	_ Q — Q <sub>H</sub>	6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0, $I_O =$	= 0	6 V			8		160		80	μΑ
C <sub>i</sub>			2 V to 6 V		3	10		10		10	pF

Product Folder Links: SN54HC595 SN74HC595



## 7.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			V	T <sub>A</sub> = 2	25°C	SN54H	C595	SN74HC595		LINIT
			V <sub>CC</sub>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2		5	
f <sub>clock</sub>	Clock frequency		4.5 V		31		21	·	25	MHz
			6 V		36		25	·	29	
			2 V	80		120		100		
		SRCLK or RCLK high or low	4.5 V	16		24		20		
	Pulse duration		6 V	14		20		17		
t <sub>w</sub> Pulse duration		2 V	80		120		100		ns	
		SRCLR low	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	100		150		125		
		SER before SRCLK↑	4.5 V	20		30		25		
			6 V	17		25		21		
		SRCLK↑ before RCLK↑ <sup>(1)</sup>	2 V	75		113		94		
			4.5 V	15		23		19		
	Cat un tima		6 V	13		19		16		
t <sub>su</sub>	Set-up time		2 V	50		75		65		ns
		SRCLR low before RCLK↑	4.5 V	10		15		13		
			6 V	9		13		11		
			2 V	50		75		60		
		SRCLR high (inactive) before SRCLK↑	4.5 V	10		15		12		
			6 V	9		13		11		
			2 V	0		0		0		
t <sub>h</sub>	Hold time, SER	after SRCLK↑	4.5 V	0		0		0		ns
			6 V	0		0		0		

<sup>(1)</sup> This set-up time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

Product Folder Links: SN54HC595 SN74HC595





Figure 1. Timing Diagram

Submit Documentation Feedback

Copyright © 1982–2015, Texas Instruments Incorporated



# 7.7 Switching Characteristics

Over recommended operating free-air temperature range.

DADAMETED	FROM	то	LOAD	V	TA	= 25°0	3	SN54H	C595	SN74H	C595	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
				2 V	6	26		4.2		5		
max			50 pF	4.5 V	31	38		21		25		MHz
				6 V	36	42		25		29		
				2 V		50	160		240		200	
	SRCLK	$Q_{H'}$	50 pF	4.5 V		17	32		48		40	
				6 V		14	27		41		34	
t <sub>pd</sub>				2 V		50	150		225		187	ns
	RCLK	$Q_A - Q_H$	50 pF	4.5 V		17	30		45		37	
				6 V		14	26		38		32	
				2 V		51	175		261		219	
t <sub>PHL</sub>	SRCLR	$Q_{H'}$	50 pF	4.5 V		18	35		52		44	ns
				6 V		15	30		44		37	
				2 V		40	150		255		187	
en	ŌĒ	$Q_A - Q_H$	50 pF	4.5 V		15	30		45		37	ns
				6 V		13	26		38		32	
				2 V		42	200		300		250	
t <sub>dis</sub>	ŌĒ	$Q_A - Q_H$	50 pF	4.5 V		23	40		60		50	ns
				6 V		20	34		51		43	
				2 V		28	60		90		75	
		$Q_A - Q_H$	50 pF	4.5 V		8	12		18		15	
				6 V		6	10		15		13	1
t				2 V		28	75		110		95	ns
		$Q_{H'}$	50 pF	4.5 V		8	15		22		19	
				6 V		6	13		19		16	
		1		2 V		60	200		300		250	
t <sub>pd</sub>	RCLK	$Q_A - Q_H$	150 pf	4.5 V		22	40		60		50	ns
•				6 V		19	34		51		43	
				2 V		70	200		298		250	
en	ŌĒ	$Q_A - Q_H$	150 pf	4.5 V		23	40		60		50	ns
-				6 V		19	34		51		43	
		1		2 V		45	210		315		265	
t <sub>t</sub>		$Q_A - Q_H$	150 pf	4.5 V		17	42		63		53	ns
-			,	6 V		13	36		53		45	

# 7.8 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load	400	pF

Product Folder Links: SN54HC595 SN74HC595



# 7.9 Typical Characteristics





#### 8 Parameter Measurement Information



PARAI	METER	RL	CL	S1	S2	
	tPZH	<b>1 k</b> Ω	50 pF or	Open	Closed	
ten	tPZL	1 K22	150 pF	Closed	Open	
+	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed	
<sup>t</sup> dis	tPLZ	1 K32	30 pi	Closed	Open	
t <sub>pd</sub> or	tţ		50 pF or 150 pF	Open	Open	





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .
- D. For clock inputs,  $f_{\mbox{\scriptsize max}}$  is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tpzI and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



## 9 Detailed Description

#### 9.1 Overview

The SNx4HC595 is part of the HC family of logic devices intended for CMOS applications. The SNx4HC595 is an 8-bit shift register that feeds an 8-bit D-type storage register.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

#### 9.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

Submit Documentation Feedback

Copyright © 1982–2015, Texas Instruments Incorporated



## 9.3 Feature Description

The SNx4HC595 devices are 8-bit Serial-In, Parallel-Out Shift Registers. They have a wide operating current of 2 V to 6 V, and the high-current 3-state outputs can drive up to 15 LSTTL Loads. The devices have a low power consumption of 80- $\mu$ A (Maximum) I<sub>CC</sub>. Additionally, the devices have a low input current of 1  $\mu$ A (Maximum) and a ±6-mA Output Drive at 5 V.

## 9.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HC595 devices.

**Table 1. Function Table** 

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION
X	Х	Х	Х	Н	Outputs Q <sub>A</sub> – Q <sub>H</sub> are disabled.
Х	Х	Х	Х	L	Outputs Q <sub>A</sub> – Q <sub>H</sub> are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	1	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Х	1	Х	Shift-register data is stored in the storage register.

Product Folder Links: SN54HC595 SN74HC595



## 10 Application and Implementation

#### 10.1 Application Information

The SNx4HC595 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs.

## 10.2 Typical Application



Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- Recommended input conditions
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$
- Recommend output conditions
  - Load currents should not exceed 35 mA per output and 70 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>



# **Typical Application (continued)**

# 10.2.3 Application Curves





## 11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ f and a 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 12 Layout

## 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 7 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

### 12.2 Layout Example



Figure 7. Layout Diagram



## 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

#### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC595	Click here	Click here	Click here	Click here	Click here
SN74HC595	Click here	Click here	Click here	Click here	Click here

#### 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Product Folder Links: SN54HC595 SN74HC595





31-Jan-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86816012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 86816012A SNJ54HC 595FK	Samples
5962-8681601EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8681601EA SNJ54HC595J	Samples
5962-8681601VEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8681601VE A SNV54HC595J	Samples
5962-8681601VFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8681601VF A SNV54HC595W	Samples
SN54HC595J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC595J	Samples
SN74HC595D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DRG3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples



www.ti.com

31-Jan-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC595DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	U NIPDAU Level-1-260C-UNLIM		HC595	Samples
SN74HC595DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU   CU SN	N / A for Pkg Type	-40 to 85	SN74HC595N	Samples
SN74HC595NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC595N	Samples
SN74HC595NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SN74HC595PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	Samples
SNJ54HC595FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 86816012A SNJ54HC 595FK	Samples
SNJ54HC595J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8681601EA SNJ54HC595J	Samples



## **PACKAGE OPTION ADDENDUM**

31-Jan-2015

Orderable Device	Status	Package Type	Package	Pins Pacl	ckage	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing	Q	Qty	(2)	(6)	(3)		(4/5)	
SNJ54HC595W	OBSOLETE			16		TBD	Call TI	Call TI	-55 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC595, SN54HC595-SP, SN74HC595:



## **PACKAGE OPTION ADDENDUM**

31-Jan-2015

● Catalog: SN74HC595, SN54HC595

• Enhanced Product: SN74HC595-EP, SN74HC595-EP

• Military: SN54HC595

• Space: SN54HC595-SP

#### NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 23-Apr-2015

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC595DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74HC595DR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN74HC595DWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN74HC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 23-Apr-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC595DBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74HC595DR	SOIC	D	16	2500	364.0	364.0	27.0
SN74HC595DRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74HC595DRG4	SOIC	D	16	2500	367.0	367.0	38.0
SN74HC595DRG4	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC595DWR	SOIC	DW	16	2000	367.0	367.0	38.0
SN74HC595DWRG4	SOIC	DW	16	2000	367.0	367.0	38.0
SN74HC595PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

DW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



# DW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity