


Abanob Evram

Assignmen4



[Q1]

The design code:

```
1 module Counter(clk,set,out);
2   input clk,set;
3   output reg [3:0] out;
4   always @(posedge clk or negedge set) begin
5       if(~set)
6           out<=4'b1111;
7       else
8           out<=out+1;
9   end
10 endmodule
```



```
1 module D_Flipflop(d,rstn,clk,q,qpar);
2   input d,rstn,clk;
3   output reg q;
4   output qpar;
5   assign qpar = ~q;
6   always @(posedge clk or negedge rstn) begin
7       if (~rstn)
8           q<=0;
9       else
10          q<=d;
11   end
12 endmodule
13 module Ripple_counter(clk,rstn,out);
14   input clk,rstn;
15   output [3:0] out;
16   wire q0,qn0,q1,qn1,q2,qn,q3,qn3;
17   D_Flipflop DFF0(qn0,rstn,clk,q0,qn0);
18   D_Flipflop DFF1(qn1,rstn,q0,q1,qn1);
19   D_Flipflop DFF2(qn2,rstn,q1,q2,qn2);
20   D_Flipflop DFF3(qn3,rstn,q2,q3,qn3);
21   assign out = {qn3,qn2,qn1,qn0};
22 endmodule
```

The testbench code:

```
1 module Counter_golden_tb();
2   reg clk,set;
3   wire [3:0] out_behavioral,out_structural;
4   Ripple_counter golden(clk,set,out_structural);
5   Counter dut(clk,set,out_behavioral);
6   initial begin
7       clk=0;
8       forever
9           #1 clk=~clk;
10      end
11   integer i;
12   initial begin
13       set=0;
14       @(negedge clk);
15       if(out_behavioral!=out_structural)begin
16           $display("Errrrrrr");
17           $stop;
18       end
19       set=1;
20       for(i=0;i<50;i=i+1)begin
21           @(negedge clk);
22           if(out_behavioral!=out_structural)begin
23               $display("Errrrrrr");
24               $stop;
25           end
26       end
27       $stop;
28   end
29 endmodule
```

The do file code:

```
1 vlib work
2
3 vlog D_Flipflop.v Ripple_counter.v Counte.v Counte_tb.v
4
5 vsim -voptargs=+acc Counter_golden_tb
6
7 add wave *
8
9 run -all
10
11 #quit -sim
```



2) Extend on the previous counter done in the previous question to have extra 2 single bit outputs (div_2 and div_4). Hint: Observe the output bits of the "out" bus to generate the following

[Q2]


- div_2: output signal that divides the input clock by 2
- div_4: output signal that divides the input clock by 4

The design code:

```
1 module Extend_counter(clk,set,out,div_2,div_4);
2   input clk,set;
3   output reg [3:0] out ;
4   output div_2,div_4;
5   always @(posedge clk or negedge set) begin
6       if(~set)
7           out<=4'b1111;
8       else
9           out<=out+1;
10      end
11      assign div_2 = out[0];
12      assign div_4 = out[1] ;
13 endmodule
```

The testbench code:


```
1 module Extend_counter_tb();
2   reg clk,set;
3   wire [3:0] out_extend,out_structural;
4   wire div_2_extend,div_4_extend,div_2_structural,div_4_structural;
5   Ripple_counter golden(clk,set,out_structural);
6   Extend_counter dut(clk,set,out_extend,div_2_extend,div_4_extend);
7   assign div_2_structural = out_structural[0];
8   assign div_4_structural = out_structural[1] ;
9   initial begin
10      clk=0;
11      forever
12          #1 clk=~clk;
13  end
14  integer i;
15  initial begin
16      set=0;
17      @(negedge clk);
18      if(out_extend!=out_structural) $display("Errrrrrr in output");
19      if(div_2_extend!=div_2_structural) $display("Errrrrrr in div_2");
20      if(div_4_extend!=div_4_structural) $display("Errrrrrr in div_4");
21      set=1;
22      for (i=0;i<50;i=i+1) begin
23          @(negedge clk);
24          if(out_extend!=out_structural) $display("Errrrrrr in output");
25          if(div_2_extend!=div_2_structural) $display("Errrrrrr in div_2");
26          if(div_4_extend!=div_4_structural) $display("Errrrrrr in div_4");
27      end
28      $stop;
29  end
30 endmodule
```



[Q3]

3) Implement the following Linear feedback shift register (LFSR)

- LFSR Inputs: clk, rst, set
- LFSR output: out (4 bits) where out[3] is connected to Q4, out[2] is connected to Q3, etc.



- LFSR can be used as a random number generator.
- The sequence is a random sequence where numbers appear in a random sequence and repeats as shown on the figure on the right

FF2, FF3, FF4 have the following specifications:

- D input
- Clk input
- Input async rst (active high) – resets output to 0
- Output Q

FF1 have the following specifications:

- D input
- Clk input
- Input async set (active high) – set output to 1
- Output Q

Note: the rst and set signals should be activated at the same time to guarantee correct operation

0001
0010
0100
1000
0011
0110
1100
1011
0101
1010
0111
1110
1111
1101
1001
0001



The design code (first design):

```
1 module FF1(d,clk,set,q);
2   input d,clk,set;
3   output reg q;
4   always @(posedge clk or posedge set) begin
5     if(set)
6       q<=1;
7     else
8       q<=d;
9   end
10 endmodule
```

```
1 module FF2(d,clk,rst,q);
2   input d,clk,rst;
3   output reg q;
4   always @(posedge clk or posedge rst) begin
5     if(rst)
6       q<=0;
7     else
8       q<=d;
9   end
10 endmodule
```


```
1 module LFSR(clk,rst,set,out);
2   input clk,rst,set;
3   output [3:0] out;
4   wire q1,q2,q3,q4,d2;
5   FF1 FF1(q4,clk,set,q1);
6   FF2 FF2(d2,clk,rst,q2);
7   FF2 FF3(q2,clk,rst,q3);
8   FF2 FF4(q3,clk,rst,q4);
9   assign d2 =q4^q1 ;
10  assign out ={q4,q3,q2,q1};
11 endmodule
```

The design code (second design):

```
1 module LFSR(clk,rst,set,out);
2   input clk,rst,set;
3   output [3:0] out;
4   reg q1,q2,q3,q4;
5
6   always @(posedge clk or posedge set) begin
7     if (set)
8       q1<=1;
9     else
10      q1<=q4;
11   end
12   always @(posedge clk or posedge rst) begin
13     if (rst) begin
14       q2<=0;
15       q3<=0;
16       q4<=0;
17     end
18     else begin
19       q2<=q4^q1;
20       q3<=q2;
21       q4<=q3;
22     end
23   end
24
25   assign out = {q4,q3,q2,q1} ;
26 endmodule
```

The testbench code:

```
1 module LFSR_tb();
2   reg clk_tb,rst_tb,set_tb;
3   wire [3:0] out_dut;
4   LFSR dut(clk_tb,rst_tb,set_tb,out_dut);
5   initial begin
6     clk_tb=0;
7     forever
8       #1 clk_tb=~clk_tb;
9   end
10  initial begin
11    rst_tb=1;set_tb=1;
12    @(negedge clk_tb);
13    rst_tb=0;set_tb=0;
14    repeat(35)
15      @(negedge clk_tb);
16      rst_tb=1;set_tb=1;
17      @(negedge clk_tb);
18      $stop;
19  end
20 endmodule
```



[Q4]

4) Implement N-bit parameterized Full/Half adder

- Parameters
 - WIDTH: Determine the width of input a,b, sum
 - PIPELINE_ENABLE: if this parameter is high then the output of the sum and carry will be available in the positive clock edge (sequential) otherwise the circuit is pure combinational, default is high. Valid values: 0 or 1.
 - USE_FULL_ADDER: if this parameter is high then cin signal will be used during the cout and sum calculation from the input signals, otherwise if this parameter is low ignore the cin input, default is high
- Ports

Name	Type	Description
a	Input	Data input a of width determined by WIDTH parameter
b		Data input b of width determined by WIDTH parameter
clk		Clk input
cin		Carry in bit
rst	Output	Active high synchronous reset
sum		sum of a and b input of width determined by WIDTH parameter
cout		Carry out bit

The design code (first design):


```
1  module Full_Half_Adder(a,b,clk,cin,rst,sum,cout);
2      parameter WIDTH=5;
3      parameter PIPELINE_ENABLE=1;//if high (sequential) , low (combinational)
4      parameter USE_FULL_ADDER=1;//if high use cin , low ignore cin
5      input [WIDTH-1:0] a,b;
6      input clk,cin,rst;
7      output reg cout;
8      output reg [WIDTH-1:0] sum;
9      reg [WIDTH:0] total ;//sum and cout
10     always @(posedge clk) begin
11         if(PIPELINE_ENABLE!=0) begin
12             if (rst) begin
13                 sum<=0;
14                 cout<=0;
15             end
16             else begin
17                 if (USE_FULL_ADDER==0)
18                     total<=a+b;
19                 else
20                     total<=a+b+cin;
21             end
22         end
23     end
24     always @(*) begin
25         if(PIPELINE_ENABLE==0) begin
26             if (USE_FULL_ADDER==0)
27                 total=a+b;
28             else
29                 total=a+b+cin;
30         end
31     end
32     assign {cout,sum} = total;
33 endmodule
```


The design code (second design):

```
1 module Full_Half_Adder(a,b,clk,cin,rst,sum,cout);
2   parameter WIDTH=5;
3   parameter PIPELINE_ENABLE=1;//if high (sequential) , low (combinational)
4   parameter USE_FULL_ADDER=1;//if high use cin , low ignore cin
5   input [WIDTH-1:0] a,b;
6   input clk,cin,rst;
7   output reg cout;
8   output reg [WIDTH-1:0] sum;
9   wire [WIDTH-1:0] full_sum_c,half_sum_c;
10  wire full_cout_c,half_cout_c;
11  reg [WIDTH-1:0] full_sum_s,half_sum_s;
12  reg full_cout_s,half_cout_s;
13
14  assign {full_cout_c,full_sum_c} = a+b+cin ;
15  assign {half_cout_c,half_sum_c} = a+b ;
16
17  always @(*) begin
18    if (PIPELINE_ENABLE==0) begin
19      if (USE_FULL_ADDER==0) begin
20        sum = half_sum_c;
21        cout = half_cout_c;
22      end
23    else begin
24      sum = full_sum_c;
25      cout = full_cout_c;
26    end
27  end
28  else begin
29    if (USE_FULL_ADDER==0) begin
30      sum = half_sum_s;
31      cout = half_cout_s;
32    end
33    else begin
34      sum = full_sum_s;
35      cout = full_cout_s;
36    end
37  end
38 end
39
40 always @(posedge clk ) begin
41   if (rst) begin
42     full_sum_s <= 0;
43     full_cout_s <= 0;
44     half_sum_s <= 0;
45     half_cout_s <= 0;
46   end
47   else begin
48     {full_cout_s,full_sum_s} <= a+b+cin;
49     {half_cout_s,half_sum_s} <= a+b;
50   end
51 end
52 endmodule
```

The testbench code:

```
1 module Full_Half_Adder_tb();
2   parameter WIDTH_tb=5,PIPELINE_ENABLE_tb=1,USE_FULL_ADDER=1;
3   reg clk_tb,cin_tb,rst_tb;
4   reg [WIDTH_tb-1:0] a_tb,b_tb;
5   wire [WIDTH_tb-1:0] sum_dut;
6   wire cout_dut;
7   Full_Half_Adder #(WIDTH_tb,PIPELINE_ENABLE_tb,USE_FULL_ADDER) dut(a_tb,b_tb,clk_tb,cin_tb,rst_tb,sum_dut,cout_dut);
8   initial begin
9     clk_tb=0;
10    forever
11      #1 clk_tb=~clk_tb;
12  end
13  integer i;
14  initial begin
15    a_tb=0;b_tb=0;cin_tb=0;rst_tb=1;
16    @(negedge clk_tb);
17    rst_tb=0;
18    for (i=0;i<1000;i=i+1) begin
19      a_tb=$random;
20      b_tb=$random;
21      cin_tb=$random;
22      @(negedge clk_tb);
23    end
24    $stop;
25  end
26 endmodule
```



[Q5]

5) Implement shift register with the following specs:

Parameter:

1. SHIFT_DIRECTION: specify shifting direction either LEFT or RIGHT, default = "LEFT"
2. SHIFT_AMOUNT: specify the number of bits to be shifted, possible values are 1, 2, 3, 4, 5, 6, 7. Default = 1

Ports:

1. Inputs:
 - clk
 - rst (async active high)
 - load: control signal if high, register should be loaded with the input "load_value"
 - load_value: value to be loaded to the register
2. Outputs:
 - PO (8 bits): parallel out which represent the register to be shifted.

Create 2 testbench to test the operation of the register when shifting right and shift amount is 2 and the other testbench to test the shifting left and shift amount is 1. The following specs should be tested:

1. Test reset that it forces the output to zero
2. Load signal to load a randomized value to the output
3. Test the shifting operation on the output
4. Load another randomized value to the output
5. Test the shifting again

The design code:

```
1 module Shift_register(clk,rst,load,load_value,po);
2     parameter SHIFT_DIRECTION = "LEFT" ; //LEFT OR RI-GHT
3     parameter SHIFT_AMOUNT = 1; //possible values 1:7
4     input clk,rst,load;
5     input [7:0] load_value;
6     output reg [7:0] po;
7     always @(posedge clk or posedge rst) begin
8         if (rst)
9             po<=0;
10        else if (load)
11            po<=load_value;
12        else begin
13            if(SHIFT_DIRECTION=="RIGHT")
14                po<=po>>SHIFT_AMOUNT;//another way po<={SHIFT_AMOUNT{1'b0}},po[7:SHIFT_AMOUNT]}
15            else
16                po<=po<<SHIFT_AMOUNT;//another way po<={po[7-SHIFT_AMOUNT:0],SHIFT_AMOUNT{1'b0}}
17        end
18    end
19 endmodule
```


The testbench first code:

```
1 module Shift_tb1();
2   parameter SHIFT_DIRECTION_TB = "RIGHT" ; //LEFT OR RIGHT
3   parameter SHIFT_AMOUNT_TB = 2; //possible values 1:7
4   reg clk_tb,rst_tb,load_tb;
5   reg [7:0] load_value_tb;
6   wire [7:0] po_dut;
7   Shift_register #(SHIFT_DIRECTION_TB,SHIFT_AMOUNT_TB) dut( clk_tb,rst_tb,load_tb,load_value_tb,po_dut);
8   initial begin
9       clk_tb=0;
10      forever
11          #1 clk_tb=~clk_tb;
12  end
13  initial begin
14      rst_tb=1;load_tb=0;load_value_tb=0;
15      @(negedge clk_tb );
16      rst_tb=0;load_tb=1;load_value_tb=$random;
17      @(negedge clk_tb );
18      load_tb=0;
19      @(negedge clk_tb );
20      load_tb=1;load_value_tb=$random;
21      @(negedge clk_tb );
22      load_tb=0;
23      @(negedge clk_tb );
24      $stop;
25  end
26 endmodule
```


The testbench second code:

```
1 module Shift_tb2();
2   parameter SHIFT_DIRECTION_TB = "LEFT" ; //LEFT OR RIGHT
3   parameter SHIFT_AMOUNT_TB = 1; //possible values 1:7
4   reg clk_tb,rst_tb,load_tb;
5   reg [7:0] load_value_tb;
6   wire [7:0] po_dut;
7   Shift_register #(SHIFT_DIRECTION_TB,SHIFT_AMOUNT_TB) dut( clk_tb,rst_tb,load_tb,load_value_tb,po_dut);
8   initial begin
9       clk_tb=0;
10      forever
11          #1 clk_tb=~clk_tb;
12  end
13  initial begin
14      rst_tb=1;load_tb=0;load_value_tb=0;
15      @(negedge clk_tb );
16      rst_tb=0;load_tb=1;load_value_tb=$random;
17      @(negedge clk_tb );
18      load_tb=0;
19      @(negedge clk_tb );
20      load_tb=1;load_value_tb=$random;
21      @(negedge clk_tb );
22      load_tb=0;
23      @(negedge clk_tb );
24      $stop;
25  end
26 endmodule
```

Wave of shifting right:



Wave of shifting left:



[Q6]

6) Implement a gray counter

Inputs:

- clk
- rst

Outputs:

- gray_out, 2-bit output

Hint: create a 2-bit binary counter counting 0, 1, 2, 3 and use the relation between the binary counter and the gray counter to assign the output bits. The most significant bit will be the same while the least significant bit of the gray out will be the reduction xor of the binary counter bits.

Create a testbench testing the following:

1. rst to force output to zero
2. remove reset and check the gray pattern from the waveform

The design code:

```
1 module gray_counter(clk,rst,gray_out);
2   input clk,rst;
3   output [1:0] gray_out;
4   reg [1:0] bin_count;
5   always @(posedge clk) begin
6       if (rst)
7           bin_count<=0;
8       else
9           bin_count<=bin_count+1;
10  end
11  assign gray_out[1] = bin_count[1];
12  assign gray_out[0] = ^bin_count;
13 endmodule
```

The testbench first code:

```
1 module gray_counter_tb();
2   reg clk_tb,rst_tb;
3   wire [1:0] gray_out_dut;
4   gray_counter dut(clk_tb,rst_tb,gray_out_dut);
5   initial begin
6     clk_tb=0;
7     forever
8       #1 clk_tb=~clk_tb;
9   end
10  initial begin
11    rst_tb=1;
12    @(negedge clk_tb);
13    rst_tb=0;
14    repeat(12)
15      @(negedge clk_tb);
16    $stop;
17  end
18
19 endmodule
```

