

Abanob Evram

<u>Assignmen4</u>



[Q1]

- 1) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports
 - Input ports A and B have various operations that can take place depending on the value of the opcode.
 - Each input bit except for the clk and rst will be sampled at the rising edge before any
 processing so a D-FF is expected for each input bit at the design entry.
 - The output of the ALSU is registered and is available at the rising edge of the clock.



Inputs

Each input bit except for the clk and rst will have a DFF in front of its port. Any processing will take place from the DFF output.

Input	Width	Description								
clk	1	Input clock								
rst	1	Active high asynchronous reset								
A	3	Input port A								
В	3	Input port B								
cin	1	Carry in bit, only valid to be used if the parameter FULL_ADDER is "ON"								
serial_in	1	Serial in bit, used in shift operations only								
red_op_A	1	When set to high, this indicates that reduction operation would be executed on A rather than bitwis operations on A and B when the opcode indicates AND and XOR operations								
red_op_B	1	When set to high, this indicates that reduction operation would be executed on B rather than bitwise operations on A and B when the opcode indicates AND and XOR operations								
opcode	3	Opcode has a separate table to describe the different operations executed								
bypass_A	1	When set to high, this indicates that port A will be registered to the output ignoring the opcode operation								
bypass_B	1	When set to high, this indicates that port B will be registered to the output ignoring the opcode operation								
direction	1	The direction of the shift or rotation operation is left when this input is set to high; otherwise, it is right.								

Outputs and parameters

	Output	Width	Description								
	leds	16	When an invalid operation occurs, all bits blink (bits turn on and then off with each clock cycle). Blinki serves as a warning; otherwise, if a valid operation occurs, it is set to low.								
ı	out	6	Output of the ALSU								

Parameter	Default value	Description
INPUT_PRIORITY	А	Priority is given to the port set by this parameter whenever there is a conflict. Conflicts can occur in two scenarios, red_op_A and red_op_B are both set to high or bypass_A and bypass_B are both set to high. Legal values for this parameter are A and B
FULL_ADDER	ON	When this parameter has value "ON" then cin input must be considered in the addition operation between A and B. Legal values for this parameter are ON and OFF

Opcodes & Handling invalid cases

Invalid cases

- 1. Opcode bits are set to 110 or 111
- red_op_A or red_op_B are set to high and the opcode is not AND or XOR operation

Output when invalid cases occurs

- 1. leds are blinking
- 2. out bits are set to low, but if the bypass_A or bypass_B are high then the output will take the value of A or B.

Opcode	Operation							
000	AND							
001	XOR							
010	Addition							
011	Multiplication							
100	Shift output by 1 bit							
101	Rotate output by 1 bit							
110	Invalid opcode							
111	Invalid opcode							

The design code:

```
module ALSU(A,B,opcode,cin,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst,out,leds);
parameter INPUT_PRIORITY="A";//A OR B parameter FULL_ADDER="ON";//ON OR OFF
input cin,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst;
input [2:0] A,B,opcode;
output reg [5:0] out;
output reg [15:0] leds;
reg [2:0] Q_A,Q_B,Q_opcode;
reg Q_cin,Q_serial_in,Q_direction,Q_red_op_A,Q_red_op_B,Q_bypass_A,Q_bypass_B;
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            Q_A<=0;
            Q_B<=0;
            Q_opcode<=0;
            Q cin<=0;
            Q_serial_in<=0;
            Q direction <= 0;
            Q_red_op_A<=0;
            Q red op B<=0;
            Q_bypass_A<=0;
            Q_bypass_B<=0;
        else begin
            Q A<=A;
            Q B \le B;
            Q opcode<=opcode;
            Q_cin<=cin;
            Q serial in<=serial in;
            Q direction <= direction;
            Q red op A<=red op A;
            Q_red_op_B<=red_op_B;</pre>
            Q_bypass_A<=bypass_A;
            Q_bypass_B<=bypass_B;
    always @(posedge clk or posedge rst) begin
        if(rst)
            out<=0;
        else begin
            if(Q_bypass_A&&Q_bypass_B) begin
                 if(INPUT_PRIORITY=="B")
                     out<=Q_B;
                 else //default : INPUT_PRIORITY = A
                     out<=Q_A;
            else if(Q_bypass_A)
                 out<=Q_A;
            else if(Q_bypass_B)
                 out<=Q_B;
            else begin
                 case(Q_opcode)
```

```
case(Q opcode)
                           0: begin //Operation: AND
                                if (Q_red_op_A&&Q_red_op_B) begin
                                    if (INPUT_PRIORITY=="B")
                                        out<=&Q_B;
 60 ▼
                                        out<=&Q_A;
                                end
 63 ▼
                                else if (Q_red_op_A)
                                        out<=&Q_A;
65 ▼
                                else if (Q_red_op_B)
                                        out<=&Q B;
67 ▼
                                        out<=Q_A&Q_B;
 70 ▼
                            1: begin //Operation: XOR
 71 ▼
                                if (Q_red_op_A&&Q_red_op_B) begin
 72 ▼
                                    if (INPUT_PRIORITY=="B")
                                        out<=^Q_B;
 74 ▼
                                        out<=^Q_A;
                                else if (Q_red_op_A)
                                        out<=^Q_A;
                                else if (Q_red_op_B)
                                    out<=^Q B;
81 ▼
                                    out<=Q_A^Q_B;
                           2: begin //Operation: Addition
 84 ▼
 85 ▼
                                if(Q_red_op_A||Q_red_op_B)
                                    out<=0;
                                else if (FULL ADDER=="OFF")
                                    out<=Q_A+Q_B;
 89 ▼
                                else //default : FULL_ADDER= ON
                                    out<=Q_A+Q_B+Q_cin;
                           end
92 ▼
                            3: begin //Operation: Multiplication
                                if(Q_red_op_A||Q_red_op_B)
                                    out<=0;
95 ▼
                                    out<=Q_A*Q_B;
98 ▼
                           4: begin //Operation: Shift output by 1 bit
99 ▼
                                if(Q_red_op_A||Q_red_op_B)
                                    out<=0;
101 ▼
                                else begin
                                    if (Q_direction) // if direction ==1 then shift left
                                        out<={out[4:0],Q_serial_in};</pre>
104 ▼
                                    else //shift right
                                        out<={Q_serial_in,out[5:1]};</pre>
                                end
108 ▼
                            5: begin //Operation: Rotate output by 1 bit
109 ▼
                                if(Q_red_op_A||Q_red_op_B)
```

```
if(Q_red_op_A||Q_red_op_B)
                        out<=0;
                    else if (FULL_ADDER=="OFF")
                        out<=Q_A+Q_B;
                    else //default : FULL_ADDER= ON
                        out<=Q_A+Q_B+Q_cin;
                3: begin //Operation: Multiplication
                    if(Q_red_op_A||Q_red_op_B)
                        out<=0;
                        out<=Q_A*Q_B;
                end
                4: begin //Operation: Shift output by 1 bit
                    if(Q_red_op_A||Q_red_op_B)
                        out<=0;
                    else begin
                        if (Q_direction) // if direction ==1 then shift left
                            out<={out[4:0],Q_serial_in};</pre>
                        else //shift right
                            out<={Q_serial_in,out[5:1]};</pre>
                5: begin //Operation: Rotate output by 1 bit
                    if(Q_red_op_A||Q_red_op_B)
                        out<=0;
                    else begin
                        if (Q_direction) // if direction ==1 then Rotate left
                            out<={out[4:0],out[5]};
                        else //Rotate right
                            out<={out[0],out[5:1]};
                    end
                default : out<=0;
always @(posedge clk or posedge rst) begin
    if (rst)
       leds<=0;
    else if (Q_opcode==0||Q_opcode==1)
       leds<=0;
    else if (Q_opcode==2||Q_opcode==3||Q_opcode==4||Q_opcode==5) begin
        if(Q_red_op_A||Q_red_op_B) begin
            leds<=~leds;
            leds<=0;
   else begin
        leds<=~leds;
```

The testbench code:

```
module ALSU_tb();
parameter INPUT_PRIORITY_TB="A";//A OR B
parameter FULL_ADDER_TB="ON";//ON OR OFF
reg cin_tb,serial_in_tb,direction_tb,red_op_A_tb,red_op_B_tb,bypass_A_tb,bypass_B_tb,clk_tb,rst_tb;
reg [2:0] A_tb,B_tb,opcode_tb;
wire [5:0] out_dut;
wire [15:0] leds dut;
ALSU #(INPUT_PRIORITY_TB, FULL_ADDER_TB) dut(A_tb,B_tb,opcode_tb,cin_tb,serial_in_tb,direction_tb,red_op_A_tb,red_op_B_tb,bypass_A_tb,bypass_B_tb,clk_tb,rst_tb,out_dut,leds_dut);
integer i;
   initial begin
       clk_tb=0;
           #1 clk tb=~clk tb;
       rst tb=1;cin tb=0;serial in tb=0;direction tb=0;red op A tb=0;red op B tb=0;bypass A tb=0;bypass B tb=0; // test if rst = 1
       for(i=0;i<30;i=i+1) begin
           A tb=$random;
           B tb=$random;
           opcode_tb=$random;
           @(negedge clk tb);
       rst_tb=0;bypass_A_tb=1;bypass_B_tb=1; //test if bypass A&B =1
       for(i=0;i<30;i=i+1) begin
           A_tb=$random;
           B_tb=$random;
           opcode tb=$random;
           @(negedge clk_tb);
       bypass_B_tb=0; //test if bypass A=1
       for(i=0;i<30;i=i+1) begin
           A_tb=$random;
B_tb=$random;
           opcode_tb=$random;
           @(negedge clk_tb);
       bypass B tb=1;bypass A tb=0; //test if bypass B=1
       for(i=0;i<30;i=i+1) begin
           A tb=$random;
           B_tb=$random;
           opcode tb=\$random;
           @(negedge clk_tb);
       bypass_B_tb=0;red_op_A_tb=1;red_op_B_tb=1;opcode_tb=0; //test AND if red_op_A&B=1 :(INPUT_PRIORITY=A)
       for(i=0;i<30;i=i+1) begin
           A tb=$random;
           B tb=$random;
           @(negedge clk_tb);
       red_op_A_tb=0;//test AND if red_op_B=1
       for(i=0;i<30;i=i+1) begin
           A_tb=$random;
B_tb=$random;
```

```
red_op_A_tb=0;//test AND 1+ red_op_B=1
for(i=0;i<30;i=i+1) begin
    A_tb=$random;
    B_tb=$random;
    @(negedge clk_tb);
red_op_B_tb=0;//test AND if red_op_B=0&red_op_B=0
for(i=0;i<30;i=i+1) begin
    A_tb=$random;
    B_tb=$random;
    @(negedge clk_tb);
end
red_op_A_tb=1;red_op_B_tb=1;opcode_tb=1; //test XOR if red_op_A&B=1 :(INPUT_PRIORITY=A)
for(i=0;i<30;i=i+1) begin
    A_tb=$random;
    B_tb=$random;
    @(negedge clk_tb);
red_op_A_tb=0;//test XOR if red_op_B=1
for(i=0;i<30;i=i+1) begin
    A_tb=$random;
    B_tb=$random;
    @(negedge clk_tb);
red_op_B_tb=0;//test XOR if red_op_B=0&red_op_B=0
for(i=0;i<30;i=i+1) begin
   A_tb=$random;
   B_tb=$random;
    @(negedge clk_tb);
opcode_tb=2; //test addition
for(i=0;i<30;i=i+1) begin
   A_tb=$random;
   B_tb=$random;
    cin_tb=$random;
    @(negedge clk_tb);
end
opcode_tb=3; //test multiplication
for(i=0;i<30;i=i+1) begin
    A_tb=$random;
    B_tb=$random;
    @(negedge clk_tb);
end
opcode_tb=4;direction_tb=1;//test shift left
for(i=0;i<30;i=i+1) begin
    serial_in_tb=$random;
    @(negedge clk_tb);
direction_tb=0; //test shift right
for(i=0;i<30;i=i+1) begin
    serial_in_tb=$random;
```

```
red_op_B_tb=0;//test XOR if red_op_B=0&red_op_B=0
    for(i=0;i<30;i=i+1) begin
        A_tb=$random;
        B_tb=$random;
        @(negedge clk_tb);
    opcode_tb=2; //test addition
    for(i=0;i<30;i=i+1) begin
        A_tb=$random;
        B tb=$random;
        cin_tb=$random;
        @(negedge clk_tb);
    opcode_tb=3; //test multiplication
    for(i=0;i<30;i=i+1) begin
        A_tb=$random;
        B_tb=$random;
        @(negedge clk_tb);
    opcode_tb=4;direction_tb=1;//test shift left
    for(i=0;i<30;i=i+1) begin
        serial_in_tb=$random;
        @(negedge clk_tb);
    direction_tb=0; //test shift right
    for(i=0;i<30;i=i+1) begin
        serial in tb=$random;
        @(negedge clk_tb);
    opcode_tb=5;//test rotate right
    for(i=0;i<30;i=i+1) begin
        serial_in_tb=$random;
        @(negedge clk_tb);
    direction_tb=1;//test rotate left
    for(i=0;i<30;i=i+1) begin
        serial_in_tb=$random;
        @(negedge clk_tb);
    red_op_A_tb=1;red_op_B_tb=1;// test some invalid cases
    for(i=0;i<100;i=i+1) begin
        A_tb=$random;
        B_tb=$random;
        opcode_tb=$urandom_range(2,7);
        @(negedge clk_tb);
end
```

The do file code:

```
vlib work

vlog ALSU.v ALSU_tb.v

vsim -voptargs=+acc ALSU_tb

add wave *

run -all

quit -sim
```


The constraint code:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
## Switches
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {opcode[0]}]
set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33}
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33}
                                                                                             [get_ports {opcode[1]}]
                                                                                             [get_ports {opcode[2]}]
set property -dict {PACKAGE_PIN W17 IOSTANDARD LVCMOS33} [get_ports {A[0]}]
set_property -dict {PACKAGE_PIN W15 IOSTANDARD LVCMOS33} [get_ports {A[1]}]
set_property -dict {PACKAGE_PIN V15 IOSTANDARD LVCMOS33} [get_ports {A[2]}] set_property -dict {PACKAGE_PIN W14 IOSTANDARD LVCMOS33} [get_ports {B[0]}] set_property -dict {PACKAGE_PIN W13 IOSTANDARD LVCMOS33} [get_ports {B[1]}]
set_property -dict {PACKAGE_PIN V2 IOSTANDARD LVCMOS33} [get_ports {B[2]}]
set_property -dict {PACKAGE_PIN T3 IOSTANDARD LVCMOS33} [get_ports cin] set_property -dict {PACKAGE_PIN T2 IOSTANDARD LVCMOS33} [get_ports red_op_A] set_property -dict {PACKAGE_PIN R3 IOSTANDARD LVCMOS33} [get_ports red_op_B]
set_property -dict {PACKAGE_PIN W2 IOSTANDARD LVCMOS33} [get_ports bypass_A]
set_property -dict {PACKAGE_PIN U1 IOSTANDARD LVCMOS33} [get_ports bypass_B]
set_property -dict {PACKAGE_PIN T1 IOSTANDARD LVCMOS33} [get_ports direction]
set property -dict {PACKAGE PIN R2 IOSTANDARD LVCMOS33} [get ports serial in]
## LEDs
set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports {leds[0]}]
set property -dict {PACKAGE PIN U19 IOSTANDARD LVCMOS33}
set_property -dict {PACKAGE_PIN V19 IOSTANDARD LVCMOS33}
                                                                                             [get_ports {leds[3]}
set_property -dict {PACKAGE_PIN W18 IOSTANDARD LVCMOS33} [get_ports {leds[4]}]
set_property -dict {PACKAGE_PIN U15 IOSTANDARD LVCMOS33} [get_ports {leds[5]}]
set_property -dict {PACKAGE_PIN U14 IOSTANDARD LVCMOS33} [get_ports {leds[6]}]
set_property -dict {PACKAGE_PIN V14 IOSTANDARD LVCMOS33} [get_ports {leds[7]}]
set_property -dict {PACKAGE_PIN V13 IOSTANDARD LVCMOS33} [get_ports {leds[8]}]
set_property -dict {PACKAGE_PIN V3 IOSTANDARD LVCMOS33} [get_ports {leds[9]}] set_property -dict {PACKAGE_PIN W3 IOSTANDARD LVCMOS33} [get_ports {leds[10]}] set_property -dict {PACKAGE_PIN U3 IOSTANDARD LVCMOS33} [get_ports {leds[11]}]
set_property -dict {PACKAGE_PIN P3 IOSTANDARD LVCMOS33} [get_ports {leds[12]}]
set_property -dict {PACKAGE_PIN N3 IOSTANDARD LVCMOS33} [get_ports {leds[13]]} set_property -dict {PACKAGE_PIN P1 IOSTANDARD LVCMOS33} [get_ports {leds[14]}] set_property -dict {PACKAGE_PIN L1 IOSTANDARD LVCMOS33} [get_ports {leds[15]}]
```


```
## Configuration options, can be used for all designs
      set property CONFIG VOLTAGE 3.3 [current design]
154 set_property CFGBVS VCCO [current_design]
## SPI configuration mode options for QSPI boot, can be used for all designs
157 set property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
     set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
159 set property CONFIG MODE SPIx4 [current design]
161 create debug core u ila 0 ila
162 set property ALL PROBE SAME MU true [get debug cores u ila 0]
163 set property ALL PROBE SAME MU CNT 1 [get debug cores u ila 0]
set property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
165 set property C DATA DEPTH 1024 [get debug cores u ila 0]
166 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
167 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
168 set property C TRIGIN EN false [get debug cores u ila 0]
169 set property C TRIGOUT EN false [get debug cores u ila 0]
170 set_property port_width 1 [get_debug_ports u_ila_0/clk]
171 connect debug port u ila 0/clk [get nets [list clk IBUF BUFG]]
172 set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe0]
set property port width 3 [get debug ports u ila 0/probe0]
174 connect debug_port u ila 0/probe0 [get nets [list {B_IBUF[0]} {B_IBUF[1]} {B_IBUF[2]}]]
175 create debug port u ila 0 probe
176 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect debug port u ila 0/probe1 [get nets [list {leds OBUF[0]} {leds OBUF[1]} {leds OBUF[2]} {leds OBUF[3]} {leds OBUF[4]} {leds OBUF[5]} {leds OBUF[6]}
179 {leds OBUF[7]} {leds OBUF[8]} {leds OBUF[9]} {leds OBUF[10]} {leds OBUF[11]} {leds OBUF[12]} {leds OBUF[13]} {leds OBUF[14]} {leds OBUF[15]}]]
180 create debug port u ila 0 probe
181 set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe2]
set property port width 3 [get debug ports u ila 0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {opcode_IBUF[0]} {opcode_IBUF[1]} {opcode_IBUF[2]}]]
184 create debug port u ila 0 probe
185 set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe3]
set property port width 6 [get debug_ports u_ila_0/probe3]
connect debug port u ila 0/probe3 [get nets [list {out OBUF[0]} {out OBUF[1]} {out OBUF[2]} {out OBUF[3]} {out OBUF[4]} {out OBUF[5]}]]
188 create debug port u ila 0 probe
189 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
190 set property port width 3 [get debug ports u ila 0/probe4]
191 connect debug port u ila 0/probe4 [get nets [list {A IBUF[0]} {A IBUF[1]} {A IBUF[2]}]]
192 create debug port u ila 0 probe
193 set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe5]
194 set property port width 1 [get debug ports u ila 0/probe5]
195 connect_debug_port u_ila_0/probe5 [get_nets [list bypass_A_IBUF]]
196 create_debug_port u_ila_0 probe
197 set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe6]
198 set property port width 1 [get debug ports u ila 0/probe6]
199 connect_debug_port u_ila_0/probe6 [get_nets [list bypass_B_IBUF]]
```

```
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 6 [get_debug_ports u_ila_0/probe3]
connect\_debug\_port \ \textbf{u\_ila\_0/probe3} \ [get\_nets \ [list \{out\_OBUF[0]\} \ \{out\_OBUF[1]\} \ \{out\_OBUF[2]\} \ \{out\_OBUF[3]\} \ \{out\_OBUF[4]\} \ \{out\_OBUF[5]\}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {A_IBUF[0]} {A_IBUF[1]} {A_IBUF[2]}]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list bypass_A_IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list bypass_B_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list cin_IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list clk_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list direction_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list red_op_A_IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list red_op_B_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list rst_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list serial_in_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
```

1-Elaboration (messages_tab)



2-Elaboration(Schematic)




3-synthesis(messages_tab)




4-synthesis(Utilization_report)




5-synthesis(Timing_report)




6-synthesis(Schematic)




7-implmentation(messages_tab)




8-Implmentation(Utilization_report)




9-Implmentation(Timing_report)



10-Implmentation(device)




Some snippets of waves:



[Q2]

2) Design the following simplified version of the DSP block DSP48A1 from Xilinx Spartan-6 FPGA. Use a directed testbench to simplify the verification. Check the waveform to make sure that the operations are done correctly at every pipeline stage.



Parameters:

- OPERATION: take 2 values either "ADD" or "SUBTRACT", Default value "ADD"
 - When subtracting use "D B" and "multiplier_out C". multiplier_out is an internal signal

The design (first code):

```
module Simple_DSP(A,B,C,D,clk,rst_n,P);
parameter OPERATION ="ADD";//ADD OR SUBTRACT
          parameter OPERATION = "ADD";//ADD OR SUB'
input [17:0] A,B,D;
input [47:0] C;
input clk,rst_n;
output [47:0] P;
reg [17:0] Adder1;
reg [47:0] Adder2;
reg [47:0] mult;
wire [17:0] Q_D,Q_B,Q_A1,Q_A2,Q_Adder1;
wire [47:0] Q_C,Q_mult;
           D_Flipflop
D_Flipflop
                                                    d0(D,rst_n,clk,Q_D);
                                      #(18)
                                                   d1(B,rst_n,clk,Q_B);
           D_Flipflop
D_Flipflop
                                     #(18)
#(48)
                                                   d2(A,rst_n,clk,Q_A1);
d3(C,rst_n,clk,Q_C);
           D_Flipflop
                                     #(18)
                                                   d4(Adder1,rst_n,clk,Q_Adder1);
                                     #(18)
#(48)
                                                   d5(Q_A1,rst_n,clk,Q_A2);
d6(mult,rst_n,clk,Q_mult);
           D_Flipflop
D_Flipflop
           D_Flipflop
                                      #(48)
                                                   d7(Adder2, rst_n, clk, P);
           always @(*) begin
if (OPERATION=="SUBTRACT")
                       Adder1= Q_D - Q_B;
                       Adder1= Q_D + Q_B;
29
30
                mult = Q_A2*Q_Adder1;
                if (OPERATION=="SUBTRACT")
                       Adder2= Q_mult - Q_C;
                       Adder2= Q_mult + Q_C;
```

The design (second code):

```
module Simple DSP2(A,B,C,D,clk,rst n,p);
      parameter OPERATION ="ADD";//ADD OR SUBTRACT
      input [17:0] A,B,D;
      input [47:0] C;
      input clk,rst n;
      output reg [47:0] p;
      reg [17:0] Q D,Q B,Q A1,Q A2,Q Adder1;
      reg [47:0] Q C,Q mult;
      always @(posedge clk ) begin
         if (~rst_n) begin
11
              Q D<=0;
              Q B <= 0;
12
              Q A1 <= 0;
13
              Q A2 <= 0;
15
              Q Adder1<=0;
              Q C<=0;
              Q mult<=0;
17
              p<=0;
18
         end
19
         else begin
              Q D \leftarrow D;
21
22
              Q B<=B;
23
              Q C<=C;
24
              Q A1 <= A;
              Q A2 \leftarrow Q A1;
              Q_mult<=Q_A2*Q_Adder1;</pre>
              if(OPERATION=="SUBTRACT") begin
                   Q_Adder1<= Q_D - Q_B;
29
                   p<= Q_mult - Q_C;
              end
              else begin
                  Q Adder1<= Q D + Q B;
32
                   p \le Q \text{ mult } + Q C;
              end
34
      end
```

The testbench code:

```
module DSP_block_tb ();
parameter OPERATION tb="ADD";
 reg [17:0] D_tb,B_tb,A_tb;
 reg [47:0]C_tb;
 reg clk_tb,rst_n_tb;
wire [47:0]P_dut;
 Simple_DSP #(OPERATION_tb) DUT(A_tb,B_tb,C_tb,D_tb,clk_tb,rst_n_tb,P_dut);
 initial begin
    clk tb=0;
    forever
        #1 clk_tb=~clk_tb;
 end
 initial begin
    rst n tb=0;
   D_tb=0;B_tb=0;A_tb=0;C_tb=0;
    @(negedge clk_tb );
    rst_n_tb=1;D_tb=5;B_tb=5;A_tb=10;C_tb=10;//p=105
   @(negedge clk_tb );
   D_tb=5;B_tb=5;A_tb=5;C_tb=5;//p=55
   @(negedge clk tb );
   D_tb=15;B_tb=15;A_tb=5;C_tb=5;//p=155
   @(negedge clk_tb );
   D_tb=20;B_tb=20;A_tb=5;C_tb=5;//p=205
   @(negedge clk_tb );
   D_tb=2;B_tb=5;A_tb=5;C_tb=5;//p=40
   @(negedge clk_tb );
   D tb=3;B tb=5;A tb=5;C tb=5;//p=45
   @(negedge clk tb );
   D_tb=4;B_tb=5;A_tb=5;C_tb=5;//p=50
   @(negedge clk_tb );
   D_tb=15;B_tb=7;A_tb=2;C_tb=5;//p=49
   @(negedge clk_tb );
   D_tb=18;B_tb=2;A_tb=4;C_tb=5;//p=85
   @(negedge clk_tb );
   D_tb=8;B_tb=2;A_tb=9;C_tb=6;//p=96
    @(negedge clk_tb );
    D_tb=16;B_tb=1;A_tb=4;C_tb=7;//p=75
    repeat (5)
    @(negedge clk_tb );
    $stop;
    end
```

The do file code:

```
vlib work
vlog DSP.v D_Flipflop.v DSP_BLOCK_tb.v DSP_block_tb.v
vsim -voptargs=+acc DSP_block_tb
add wave *
prun -all
full #quit -sim
```


The constraint code:

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
   set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
   set_property CONFIG_MODE SPIx4 [current_design]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
   create_debug_core u_ila_0 ila
                                                                                                                                                                                                                                                                               _ports u_ila_0/probe0]
 set_property port_width 18 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {B_IBUF[0]} {B_IBUF[1]} {B_IBUF[2]} {B_IBUF[3]} {B_IBUF[4]} {B_IBUF[5]} {B_I
  set_property port width 48 [get_debug_ports u_ila_0/probe1] connect_debug_port u_ila_0/probe1 [get_nets [list {P_OBUF[0]} {P_OBUF[1]} {P_OBUF[2]} {P_OBUF[3]} {P_OBUF[4]} {P_OBUF[5]} {P_O
   set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
  set_property port_width 18 [get_debug_ports_u_ila_0/probe2] connect_debug_port_u_ila_0/probe2 [get_nets [list {A_IBUF[0]} {A_IBUF[1]} {A_IBUF[2]} {A_IBUF[3]} {A_IBUF[4]} {A_IBUF[5]} {A_IBUF[5]} {A_IBUF[5]}
   create_debug_port u_ila_0 probe
   set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
  connect_debug_port u_ila_0/probe3 [get_nets [list {C_IBUF[0]} {C_IBUF[1]} {C_IBUF[2]} {C_IBUF[3]} {C_IBUF[4]} {C_IBUF[5]} {C_IBUF[5]} {C_IBUF[5]} {C_IBUF[4]} {C_IBUF[4]} {C_IBUF[5]} {C_IBUF[4]} {C_IBUF[5]} {C_IBUF[4]} {C_IBUF[4]} {C_IBUF[5]} {C_IBUF[5]} {C_IBUF[4]} {C_IBUF[4]} {C_IBUF[4]} {C_IBUF[5]} {C_IBUF[4]} {C_IBUF[5]} {C_IBUF[4]} {C_IBUF[5]} {C_IBUF[4]} {C_IBUF[4]} {C_IBUF[5]} {C_I
   set_property port_width 48 [get_debug_ports u_ila_0/probe3]
  set_property port_width 18 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {D_IBUF[0]} {D_IBUF[1]} {D_IBUF[2]} {D_IBUF[3]} {D_IBUF[4]} {D_IBUF[5]} {D_IBUF[5]} {D_IBUF[5]}
   create_debug_port u_ila_0 probe
   set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
   set_property port_width 1 [get
                                                                                                                                                                     debug_ports_u_ila_0/probe5
   connect_debug_port u_ila_0/probe5 [get_nets [list clk_IBUF]]
   create_debug_port u_ila_0 probe
   set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
   set_property port_width 1 [get_debug_ports u_ila_0/probe6]
  connect_debug_port u_ila_9/probe6 [get_nets [list_rst_n_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port_dbg_hub/clk [get_nets_clk_IBUF_BUFG]
```


1-Elaboration (messages_tab)




2-Elaboration(Schematic)




3-synthesis(messages_tab)




4-synthesis(Utilization_report)



5-synthesis(Timing_report)




6-synthesis(Schematic)




7-implmentation(messages_tab)




8-Implmentation(Utilization_report)



9-Implmentation(Timing_report)



10-Implmentation(device)



snippets of wave:

□- 4 A	18'd5	(10	15						2	4	9	14				
■ 4 B	18'd20	(5	Ť	15	20	5			7	2		1				
 ◆ D	18'd20	5		15	20	2	3	4	15	18	8	16				
_	48'd5	10	5								6	7				
♠ dk	1'd1		\bot			┰_	oxdot			\Box		\Box	\Box			
<pre> prst_n </pre>	1'd1															
	18'd20	0 (5		15	20	2	(3	(4	15	(18	(8	16				
	18'd20	0 (5		(15	20) 5			7	(2		(1				
± - ♦ Q_A1	18'd5	0 (10	, 5						(2	(4	(9	(4				
± - → Q_A2	18'd5	0	10	(5						(2	(4	(9	(4			
₽ - ♦ Q_Adder1	18'd30	0	10		30	40	7	(8	(9	(22	(20	10	17			
	48'd5	0 10	5								(6	7				
∓ -∳ Q_mult	48'd50	0		100	50	130		35	40	45	44	(80	90	68		
±- -ф р	48'd 105		10	5	10	55	155	205	40	45	50		87	97	75	