
Abanob Evram

Spartan6-DSP48A1



[Q1]

The code of reg_mux module:

```
module reg_mux(data,rst,ce,clk,out);
      parameter WIDTH=18;
     parameter RSTTYPE = "SYNC";//SYNC or ASYNC
     parameter REGISTER_ENABLE=1;//1 or 0
     input [WIDTH-1:0] data;
     input clk,rst,ce;
      output [WIDTH-1:0] out;
     reg [WIDTH-1:0] out_sync,out_async;
10
      always @(posedge clk ) begin
11
        if (RSTTYPE!="ASYNC") begin //default SYNC
12
            if(rst)
13
                 out_sync<=0;
14
             else if(ce)
15
                 out_sync<=data;</pre>
16
       end
17
      end
18
      always @(posedge clk or posedge rst) begin
19
        if (RSTTYPE=="ASYNC") begin
20
            if(rst)
21
                 out async<=0;
22
             else if(ce)
23
                 out_async<=data;
24
         end
25
26
     assign out =(REGISTER_ENABLE&&RSTTYPE=="ASYNC")?out_async:(REGISTER_ENABLE&&RSTTYPE!="ASYNC")?out_sync:data
```

The main module code:

```
module Spartan6_DSP48A1
#(
   parameter AOREG = 0,// if 1(register) ,0(no register)
             A1REG = 1,
             BOREG = 0,
             B1REG = 1,
             CREG = 1,
             DREG = 1,
             MREG = 1,
             PREG = 1,
             CARRYINREG = 1,
             CARRYOUTREG = 1,
             OPMODEREG = 1,
CARRYINSEL = "OPMODE5",//CARRYIN or OPMODE5 else out=0
             B_INPUT = "DIRECT",//DIRECT or CASCADE
RSTTYPE = "SYNC"//SYNC or ASYNC
 input [17:0] A,B,D,BCIN,
 input [47:0] C,PCIN,
 input [7:0] OPMODE,
 input CLK, CARRYIN,
 input RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE,
 input CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE,
 output [17:0] BCOUT,
 output [47:0] PCOUT,P,
 output [35:0] M,
 output CARRYOUT, CARRYOUTF
  wire [17:0] A0_m, A1_m, B0_m,B1_m,D_m,B0_in,B1_in,pre_adder_out;
  wire [47:0] C_m, Post_adder_out;
  wire [35:0] M_m,mult_out;
  wire [7:0] OPMODE_m;
  wire CYI_in,CYI_m,CYO_in;
  reg [47:0] X_m,Z_m;
  reg_mux #(18,RSTTYPE,A0REG) A0_REG(A,RSTA,CEA,CLK,A0_m);
  reg mux #(18,RSTTYPE,A1REG)
                                A1 REG(A0 m, RSTA, CEA, CLK, A1 m);
  reg_mux #(18,RSTTYPE,B0REG)
                                B0_REG(B0_in,RSTB,CEB,CLK,B0_m);
  reg_mux #(18,RSTTYPE,B1REG) B1_REG(B1_in,RSTB,CEB,CLK,B1_m);
  reg_mux #(48,RSTTYPE,CREG) C_REG(C,RSTC,CEC,CLK,C_m);
  reg_mux #(18,RSTTYPE,DREG) D_REG(D,RSTD,CED,CLK,D_m);
  reg_mux #(36,RSTTYPE,MREG) M_REG(mult_out,RSTM,CEM,CLK,M_m);
  reg_mux #(48,RSTTYPE,PREG) P_REG(Post_adder_out,RSTP,CEP,CLK,P);
  reg_mux #(1,RSTTYPE,CARRYINREG) CYI_REG(CYI_in,RSTCARRYIN,CECARRYIN,CLK,CYI_m);
  reg mux #(1,RSTTYPE,CARRYOUTREG) CYO REG(CYO in,RSTCARRYIN,CECARRYIN,CLK,CARRYOUT);
  reg_mux #(8,RSTTYPE,OPMODEREG) OPMODE_REG(OPMODE,RSTOPMODE,CEOPMODE,CLK,OPMODE_m);
  assign CYI_in=(CARRYINSEL=="OPMODE5")?OPMODE_m[5]:(CARRYINSEL=="CARRYIN")?CARRYIN:0;
  assign B0_in=(B_INPUT=="DIRECT")?B:(B_INPUT=="CASCADE")?BCIN:0;
```

```
reg_mux #(18,RSTTYPE,B1REG) B1_REG(B1_in,RSTB,CEB,CLK,B1_m);
  reg_mux #(48,RSTTYPE,CREG) C_REG(C,RSTC,CEC,CLK,C_m);
 reg_mux #(18,RSTTYPE,DREG) D_REG(D,RSTD,CED,CLK,D_m);
 reg_mux #(36,RSTTYPE,MREG) M_REG(mult_out,RSTM,CEM,CLK,M_m);
reg_mux #(48,RSTTYPE,PREG) P_REG(Post_adder_out,RSTP,CEP,CLK,P);
 reg_mux #(1,RSTTYPE,CARRYINREG) CYI_REG(CYI_in,RSTCARRYIN,CECARRYIN,CLK,CYI_m);
  reg_mux #(1,RSTTYPE,CARRYOUTREG) CYO_REG(CYO_in,RSTCARRYIN,CECARRYIN,CLK,CARRYOUT);
 reg_mux #(8,RSTTYPE,OPMODEREG) OPMODE_REG(OPMODE,RSTOPMODE,CEOPMODE,CLK,OPMODE_m);
  assign CYI_in=(CARRYINSEL=="OPMODE5")?OPMODE_m[5]:(CARRYINSEL=="CARRYIN")?CARRYIN:0;
 assign B0_in=(B_INPUT=="DIRECT")?B:(B_INPUT=="CASCADE")?BCIN:0;
 assign pre_adder_out=(OPMODE_m[6]==0)?(D_m+B0_m):(D_m-B0_m);
 assign B1_in=(OPMODE_m[4]==1)?pre_adder_out:B0_m ;
 assign BCOUT = B1_m;
 assign mult_out=A1_m*B1_m;
 assign M = M_m;
always @(*) begin
 case(OPMODE_m[1:0])
     0:X_m=0;
     1:X_m=M_m;
     2:X_m=P;
     3:X_m={D_m[11:0],A1_m[17:0],B1_m[17:0]};
 always @(*) begin
 case(OPMODE_m[3:2])
     0:Z_m=0;
     1:Z_m=PCIN;
     2:Z m=P;
     3:Z_m=C_m;
end
assign {CYO_in,Post_adder_out}=(OPMODE_m[7]==0)?(X_m+Z_m+CYI_m):(Z_m-(X_m+CYI_m));
assign CARRYOUTF = CARRYOUT;
assign PCOUT = P;
```

The testbench code:

```
iodule DSP_tb();
 localparam AOREG = 0;// if 1(register) ,0(no register)
 localparam A1REG = 1;
 localparam BOREG = 0;
 localparam B1REG = 1;
 localparam CREG = 1;
 localparam DREG = 1;
 localparam MREG = 1;
 localparam PREG = 1;
 localparam CARRYINREG = 1;
 localparam CARRYOUTREG = 1;
 localparam OPMODEREG = 1;
 localparam CARRYINSEL = "OPMODE5";//CARRYIN or OPMODE5 else out=0
 localparam B_INPUT = "DIRECT";//DIRECT or CASCADE
 localparam RSTTYPE = "SYNC";//SYNC or ASYNC
 reg [17:0] A,B,D,BCIN;
 reg [47:0] C,PCIN;
 reg [7:0] OPMODE;
 reg CLK, CARRYIN;
 reg RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE;
 reg CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
 wire [17:0] BCOUT;
 wire [47:0] PCOUT, P;
 wire [35:0] M;
 wire CARRYOUT, CARRYOUTF;
 Spartan6_DSP48A1 #(A0REG,A1REG,B0REG,B1REG,CREG,DREG,MREG,PREG,CARRYINREG,CARRYOUTREG,OPMODEREG,CARRYINSEL,B_INPUT,RSTTYPE) dut(
   A,B,D,BCIN,C,PCIN,OPMODE,CLK,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
   CLK=0;
        #1 CLK=∾CLK;
integer i;
initial begin
// Initialize and reset signals
    RSTA = 1; RSTB = 1; RSTM = 1; RSTP = 1; RSTC = 1; RSTD = 1; RSTCARRYIN = 1; RSTOPMODE = 1;
   CEA = 1; CEB = 1; CEM = 1; CEP = 1; CEC = 1; CED = 1; CECARRYIN = 1; CEOPMODE = 1;
   A = 0; B = 0; C = 0; D = 0; CARRYIN = 0; BCIN = 0; PCIN = 0;
    OPMODE = 8'b00000000;
    @(negedge CLK);
    // put reset signal =1
    RSTA = 0; RSTB = 0; RSTM = 0; RSTP = 0; RSTC = 0; RSTD = 0; RSTCARRYIN = 0; RSTOPMODE = 0;
    OPMODE=8'b01101101;
    A=15;B=2;C=10;
```

```
OPMODE=8'b01101101;
A=15;B=2;C=10;
repeat(5)
@(negedge CLK);
$display("Case : 2");
//C-((D-B)*A)=1000-((13-3)*10)=900
OPMODE=8'b11011101;
D=13;B=3;A=10;C=1000;
repeat(5)
@(negedge CLK);
$display("Case : 3");
//X_m=P,Z_m=P:x+z=900+900=1800
OPMODE=8'b01011010;
repeat(2)
@(negedge CLK);
$display("Case : 4");
//P=PCIN=12345;
OPMODE=8'b01010100;
PCIN=12345;
repeat(2)
@(negedge CLK);
$display("Case : 5");
//(D+B)*A=(3+2)*5=25
OPMODE=8'b00010001;
D=3;B=2;A=5;
repeat(5)
@(negedge CLK);
$display("Case : 6");
//Output equal the concatinated numbe
OPMODE = 8'b00010011;
D=18'b1010_1010_1010_0101_0101;
B=0;
A=18'b1010_1010_1010_0101_0101;
repeat(5)
@(negedge CLK);
$display("P=%b",P);
$display("Case : 7");
//Note the output from subtracter will be N num so the out will be big num
OPMODE=8'b11011111;
B=47;
A=33;
C = 47;
D=30;
PCIN=7;
```

```
D=18'b1010_1010_1010_0101_0101;
A=18'b1010_1010_1010_0101_0101;
@(negedge CLK);
$display("P=%b",P);
//Note the output from subtracter will be N_num so the out will be big num OPMODE-8'b11011111;
B=47;
D=30;
PCIN=7;
@(negedge CLK);
$display("PCIN+M_m+CIN,M_m=(D+B)*A ,so P=PCIN+(D+B)*A+CIN");
OPMODE = 8'b00110101;
for(i=0;i<5;i=i+1) begin
    A=$urandom_range(1,50);
B=$urandom_range(1,50);
    D=$urandom_range(1,50);
    PCIN=$urandom_range(1,50);
    @(negedge CLK);
for(i=0;i<1000;i=i+1) begin
   D = $urandom_range(1, 50);
C = $urandom_range(1, 50);
PCIN = $urandom_range(1, 50);
    OPMODE = $random;
    @(negedge CLK);
$monitor("A-%d, B-%d, C-%d, D-%d, CARRYIN-%d ,PCIN-%d , OPMODE-%b, P-%d,BCOUT-%d ,M-%d ,CARRYOUT-%d", A, B, C, D,CARRYIN ,PCIN , OPMODE, P,BCOUT ,M , CARRYOUT);
```

The do file code:

```
vlib work
vlog Spartan6_DSP48A1.v reg_mux.v DSP_tb.v
vsim -voptargs=+acc DSP_tb
add wave *
run -all
fightarrow
flower
flowe
```


The constraint file:

```
create debug core u ila 0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set property ALL PROBE SAME MU CNT 1 [get debug cores u ila 0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set property C TRIGIN EN false [get debug cores u ila 0]
set property C TRIGOUT EN false [get debug cores u ila 0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect debug port u_ila_0/clk [get_nets [list CLK_IBUF_BUFG]]
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe0]
set property port width 18 [get debug ports u ila 0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {B_IBUF[0]} {B_IBUF[1]} {B_IBUF[2]} {B_IBUF[3]} {B_IBUF[3]}
create debug port u ila 0 probe
set_property PROBE_TYPE DATA AND TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 48 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {C_IBUF[0]} {C_IBUF[1]} {C_IBUF[2]} {C_IBUF[3]} {C_IBUF
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set property port width 18 [get debug ports u ila 0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {BCOUT_OBUF[0]} {BCOUT_OBUF[1]} {BCOUT_OBUF[2]} {BCOUT_OBUF[2]}
create debug port u ila 0 probe
set property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set property port width 18 [get debug ports u ila 0/probe3]
connect debug port u ila 0/probe3 [get nets [list {A IBUF[0]} {A IBUF[1]} {A IBUF[2]} {A IBUF[3]} {A IB
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe4]
set_property port_width 18 [get_debug_ports u_ila_0/probe4]
connect debug port u ila 0/probe4 [get nets [list {D IBUF[0]} {D IBUF[1]} {D IBUF[2]} {D IBUF[3]} {D IB
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 36 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {M_OBUF[0]} {M_OBUF[1]} {M_OBUF[2]} {M_OBUF[3]} {M_OB
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set property port width 8 [get debug ports u ila 0/probe6]
connect debug port u ila 0/probe6 [get nets [list {OPMODE IBUF[0]} {OPMODE IBUF[1]} {OPMODE IBUF[2]} {O
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe7]
set_property port_width 48 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {PCIN_IBUF[0]} {PCIN_IBUF[1]} {PCIN_IBUF[2]} {PCIN_IBUF[2]}
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe8]
set_property port_width 48 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {P_OBUF[0]} {P_OBUF[1]} {P_OBUF[2]} {P_OBUF[3]} {P_OB
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect debug port u ila 0/probe9 [get nets [list CARRYOUTF OBUF]]
```


```
set property port width 1 [get debug ports u ila 0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list CARRYOUTF_OBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set property port width 1 [get debug ports u ila 0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list CEA_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set property port width 1 [get debug ports u ila 0/probe11]
connect debug port u ila 0/probe11 [get nets [list CEB IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get nets [list CEC IBUF]]
create debug port u ila 0 probe
set property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set property port width 1 [get debug ports u ila 0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect debug port u ila 0/probe14 [get nets [list CED IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list CEM_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list CEOPMODE_IBUF]]
create_debug_port u_ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list CEP_IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list CLK_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set property port width 1 [get debug ports u ila 0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list RSTA_IBUF]]
create debug port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe21]
set_property port_width 1 [get_debug_ports u ila 0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
```

```
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect debug port u ila 0/probe15 [get nets [list CEM IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get_debug_ports u_ila_0/probe16]
set property port width 1 [get debug ports u ila 0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list CEOPMODE_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set property port width 1 [get debug ports u ila 0/probe17]
connect debug port u ila 0/probe17 [get nets [list CEP IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set property port width 1 [get debug ports u ila 0/probe18]
connect_debug_port u_ila_0/probe18 [get nets [list CLK IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports_u_ila_0/probe19]
set_property port_width 1 [get_debug ports u ila 0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list RSTA_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect debug port u ila 0/probe20 [get nets [list RSTB IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set property port width 1 [get debug ports u ila 0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list RSTCARRYIN_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect debug port u ila 0/probe23 [get nets [list RSTD IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list_RSTM_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe25]
set property port width 1 [get debug ports u ila 0/probe25]
connect debug port u ila 0/probe25 [get nets [list RSTOPMODE IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list RSTP_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set property C ENABLE CLK DIVIDER false [get debug cores dbg hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK_IBUF_BUFG]
```


1-Elaboration (messages_tab)




2-Elaboration(Schematic)




3-synthesis(messages_tab)




4-synthesis(Utilization_report)



5-synthesis(Timing_report)



6-synthesis(Schematic)




7-implmentation(messages_tab)




8-Implmentation(Utilization_report)

Name 1	Slice LUTs (133800)	Slice Registers (267600)	F7 Muxes (66900)	F8 Muxes (33450)	Slice (3345 0)	LUT as Logic (133800)	LUT as Memory (46200)	LUT Flip Flop Pairs (133800)	Block RAM Tile (365)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)	BSCANE:
N Spartan6_DSP48A1	2690	4225	97	12	1484	2216	474	1569	8	1	327	2	
A1_REG (reg_muxp	0	18	0	0	7	0	0	0	0	0	0	0	
■ B1_REG (reg_muxp	0	18	0	0	6	0	0	0	0	0	0	0	
C_REG (reg_muxpa	0	48	0	0	15	0	0	0	0	0	0	0	1
CYI_REG (reg_mux	2	1	0	0	2	2	0	1	0	0	0	0	
CYO_REG (reg_mux	0	1	0	0	1	0	0	0	0	0	0	0	
D_REG (reg_muxpa	0	18	0	0	10	0	0	0	0	0	0	0	
> I dbg_hub (dbg_hub)	476	727	0	0	254	452	24	301	0	0	0	1	
■ M_REG (reg_muxpa	0	0	0	0	0	0	0	0	0	1	0	0	
OPMODE_REG (reg	216	8	0	0	65	216	0	0	0	0	0	0	
P_REG (reg_muxpa	0	48	0	0	12	0	0	0	0	0	0	0	
> 1 u_ila_0 (u_ila_0)	1996	3338	97	12	1168	1546	450	1211	8	0	0	0	


9-Implmentation(Timing_report)



10-Implmentation(device)



Some snippets from questa_sim:



L																	
# A=	0,	B=	0,	C=	- 0,	D= 0,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=00000000,	P=	x,B	COUT=	x	, M= x	, CARRYOUT=x
# A=	0,	B=	0,	C=	0,	D= 0,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=00000000,	P=	0,B	COUT=	0	, M= 0	, CARRYOUT=0
# Case	: 1																
# A=	15,	B=	2,	C=	10,		CARRYIN=0	, PCIN=	0,	OP	MODE=01101101,	P=	0,B	COUT=	0,	, M= 0	, CARRYOUT=0
# A=	15,	B=	2,	C=	10,	D= 0,	CARRYIN=0	, PCIN=	0,	OP	MODE=01101101,	P=	0,B	COUT=	2 ,	, M= 0	, CARRYOUT=0
# A=	15,	B=	2,	C=	10,	D= 0,	CARRYIN=0	, PCIN=			MODE=01101101,		10,B	COUT=	2 ,	, M= 30	,CARRYOUT=0
# A=	15,	B=	2,	C=	10,	D= 0,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=01101101,	P=	41,B	COUT=	2	, M= 30	,CARRYOUT=0
# Case	: 2																
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=11011101,	P=	41,B	COUT=	2	, M= 30	, CARRYOUT=0
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=11011101,	P=	41,B	COUT=	3	, M= 30	,CARRYOUT=0
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=11011101,	P=	969,B	COUT=	LO,	, M= 30	, CARRYOUT=0
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=11011101,	P=	970,B	COUT=	ΙΟ,	, M= 100	,CARRYOUT=0
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	0,	OP	MODE=11011101,	P=	900,B	COUT=	ιο,	, M= 100	, CARRYOUT=0
# Case	: 3																
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=01011010,	P=	900,B	COUT= :	ιο,	,M= 100	, CARRYOUT=0
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	0 ,	OP	MODE=01011010,	P=	1800,B	COUT= :	LO,	,M= 100	, CARRYOUT=0
# Case	: 4																
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=01010100,	P=	1800,B	COUT= :	LO,	, M= 100	,CARRYOUT=0
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=			MODE=01010100,		3600,B	COUT= :	LO,	,M= 100	, CARRYOUT=0
# A=	10,	B=	3,	C=	1000,	D= 13,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=01010100,	P=	12345,B	COUT= :	LO,	,M= 100	, CARRYOUT=0
# Case	: 5																
# A=		B=	2,	C=	1000,		CARRYIN=0				MODE=00010001,		12345,B		ΙΟ,		,CARRYOUT=0
# A=	5,	B=	2,	C=	1000,	D= 3,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=00010001,	P=	12345,B	COUT=	11,	,M= 100	,CARRYOUT=0
# A=	5,	B=	2,	C=	1000,		CARRYIN=0				MODE=00010001,		100,B		5		, CARRYOUT=0
# A=	5,	B=	2,	C=	1000,	D= 3,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=00010001,	P=	55,B	COUT=	5 ,	, M= 25	, CARRYOUT=0
# A=	5,	B=	2,	C=	1000,	D= 3,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=00010001,	P=	25,B	COUT=	5	, M= 25	, CARRYOUT=0
# Case																	
# A=174	1677,	B=	0,	C=	1000,	D=174677,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=00010011,	P=	25,B	COUT=	5	, M= 25	, CARRYOUT=0
# A=174	1677,	B=	0,	C=	1000,	D=174677,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=00010011,	P=	25,B	COUT=	3	, M= 25	,CARRYOUT=0
# A=174	1677,	B=	0,	C=	1000,	D=174677,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=00010011,	P=1818088064	194211,B	COUT=1746	77,	M= 524031	, CARRYOUT=0
# A=174	1677,	B=	0,	C=	1000,	D=174677,	CARRYIN=0	, PCIN=	12345 ,	OP	MODE=00010011,	P=1818088066	668885,B	COUT=1746	17 ,	M=30512054329	,CARRYOUT=0
# P=101	10010	1010	110101	0101	001010101101010	1010010101	01										
# Case	: 7																
# A=	33,	B=	47,	C=	47,		CARRYIN=0				MODE=110111111,						
# A=	33,		47,	C=	47,		CARRYIN=0				MODE=110111111,						
# A=	33,	B=	47,	C=	47,		CARRYIN=0		7,	OP	MODE=110111111,	P=2794133835	583147,B	COUT=26212	27		,CARRYOUT=1
# A=	33,	B=	47,	C=	47,	D= 30,	CARRYIN=0	, PCIN=	7,	OP	MODE=11011111,	P=2794133834	195744,B	COUT=26212	27	M= 8650191	,CARRYOUT=1