


UVM PROJECT – SYNCHRONOUS FIFO



OCTOBER,2024

ABANOB EVRAM SHAHATA
SUPERVISOR: ENG KAREEM WASEEEM

TABLE OF CONTENTS

UVM-Based Verification Methodology Overview

Verification plane.....	3
Table of assertions	4
UVM Structure.....	6
UVM_FLOW.....	6

UVM_Codes

Shared pkg	9
Design	9
Interface	10
Assertion	11
Top	13
Configuration	14
Sequence Item.....	14
Sequences.....	15
Sequencer	16
Driver	17
Monitor	17
Agent.....	18
Scoreboard	19
Coverage collector	20
Environment.....	22
Test.....	22
List file	23
Do file	23

Reports

Bug report	24
QuestaSim snippets.....	26
Sequential Domain Coverage report	29
Coverage groups	29
Code Coverage.....	31

Verification plane

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	Asserted reset at the start of the simulation	Directed at the start of the simulation	Cover the reset in coverpoint named <code>rst_n_p</code>	-
FIFO_2	When the reset is asserted, The sequential signals (<code>wr_ack</code> , <code>overflow</code> , <code>underflow</code> , <code>rd_ptr</code> , <code>wr_ptr</code>) should be zero	Directed at the start of the simulation	Cover this signals (<code>wr_ack</code> , <code>overflow</code> , <code>underflow</code>) in the covergroup	Immdiate assertion to check all seq signals when reset assert. A checker in the scoreboard to make sure the output is correct
FIFO_3	Write 10 iterations with randomized data. The 10 iterations will test writing to the FIFO when it is full.	Randomize under constraint (<code>Write_only</code>) that <code>wr_en</code> always high and <code>rd_en</code> low . also constraint (<code>data_in</code>) that be MAX 10% , low 10% and all values 80%	Cover all flags at the covergroup	Concurrent assertions to check all flags and internal signals. A checker in the scoreboard to make sure the output is correct
FIFO_4	Read 10 iterations The 10 iterations will test reading from the FIFO when it is empty.	Randomize under constraint (<code>Read_only</code>) that <code>rd_en</code> always high and <code>wr_en</code> low .	Cover all flags at the covergroup	Concurrent assertions to check all flags and internal signals. A checker in the scoreboard to make sure the output is correct
FIFO_5	Randomize all inputs 1000 iterations	Randomize under constraint (<code>Write_Read</code>) that <code>wr_en</code> be on 70% and <code>rd_en</code> be on 30% of the simulation. Constraint (<code>data_in</code>) that be MAX10% , low 10% and all values 80%. Also constraint (<code>Reset_prob</code>) on reset to be off most of the time	Cover all flags , <code>wr_en</code> , <code>rd_en</code> and <code>rst_n</code> in the covergroup. Cross between the <code>wr_en</code> , <code>rd_en</code> and all flags	Concurrent assertions to check all flags and internal signals. A checker in the scoreboard to make sure the output is correct
FIFO_6	Always write and read signal is high	Randomize under constraint (<code>Write_Read_always</code>) that <code>wr_en</code> and <code>rd_en</code> always high . also constraint (<code>data_in</code>) that be MAX 10% , low 10% and all values 80%	Cover all flags , <code>wr_en</code> , <code>rd_en</code> and <code>rst_n</code> in the covergroup. Cross between the <code>wr_en</code> , <code>rd_en</code> and all flags	Concurrent assertions to check all flags and internal signals. A checker in the scoreboard to make sure the output is correct


Table of assertions

Num	Feature	Assertion
1	Whenever the wr_en signal is high and count equals FIFO_DEPTH, the overflow signal is always high	<code>@(posedge clk) disable iff (!rst_n) (count==FIFO_DEPTH&&wr_en) => overflow==1;</code>
2	Whenever the w_en is low or the count not equal FIFO_DEPTH, the overflow must be low	<code>@(posedge clk) disable iff (!rst_n) !(count==FIFO_DEPTH&&wr_en) => overflow==0;</code>
3	When the rd_en signal is active and count is 0, the underflow signal is always set to high	<code>@(posedge clk) disable iff (!rst_n) (count==0&&rd_en) => underflow==1;</code>
4	When the rd_en signal is inactive or count is 0, the underflow signal is always set to low	<code>@(posedge clk) disable iff (!rst_n) !(count==0&&rd_en) => underflow==0;</code>
5	Whenever the wr_en signal is high and count is not equal to FIFO_DEPTH, the wr_ack signal is always high	<code>@(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&wr_en) => wr_ack==1;</code>
6	Whenever the wr_en signal is low or count is equal equal to FIFO_DEPTH, the wr_ack signal is always low	<code>@(posedge clk) disable iff (!rst_n) !(count!=FIFO_DEPTH&&wr_en) => wr_ack==0;</code>
7	If count equals FIFO_DEPTH, the full signal is always asserted high	<code>@(posedge clk) count==FIFO_DEPTH -> full==1;</code>
8	If count is less than FIFO_DEPTH, the full signal is always low	<code>@(posedge clk) count!=FIFO_DEPTH -> full==0;</code>
9	Whenever count equals FIFO_DEPTH-1, the almostfull signal is always high	<code>@(posedge clk) count==FIFO_DEPTH-1 -> almostfull==1;</code>
10	Whenever count is not equal to FIFO_DEPTH-1, the almostfull signal is always low	<code>@(posedge clk) count!=FIFO_DEPTH-1 -> almostfull==0;</code>
11	When count is 0, the empty signal is always high	<code>@(posedge clk) count==0 -> empty==1;</code>
12	If count is greater than 0, the empty signal remains low	<code>@(posedge clk) count!=0 -> empty==0;</code>
13	If count equals 1, the almostempty signal will always be high	<code>@(posedge clk) count==1 -> almostempty==1;</code>

14	If count is not 1, the almostempty signal will always be low	<code>@(posedge clk) count!=1 -> almostempty==0;</code>
15	If count is not at FIFO_DEPTH and the wr_en signal is active, the wr_ptr will always be the value of the previous wr_ptr incremented by 1	<code>@(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&wr_en) => wr_ptr==\$past(wr_ptr)+1'b1;</code>
16	If count is greater than 0 and the rd_en signal is active, the rd_ptr will always be the previous rd_ptr incremented by 1	<code>@(posedge clk) disable iff (!rst_n) (count!=0&&rd_en) => rd_ptr==\$past(rd_ptr)+1'b1;</code>
17	If count is not equal to FIFO_DEPTH, wr_en is active, and rd_en is inactive, the count increases by 1 compared to the previous cycle	<code>@(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&wr_en&&!rd_en) => count==\$past(count)+1'b1;</code>
18	If count is not equal to 0, wr_en is inactive, and rd_en is active, the count decreases by 1 compared to the previous cycle	<code>@(posedge clk) disable iff (!rst_n) (count!=0&&!wr_en&&rd_en) => count==\$past(count)-1'b1;</code>
19	If count is neither equal to FIFO_DEPTH nor 0, and both wr_en and rd_en are active, the count remains the same as the previous cycle	<code>@(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&count!=0&&wr_en&&rd_en) => count==\$past(count);</code>
20	If count equals FIFO_DEPTH and both wr_en and rd_en are active, the count decreases by 1 compared to the previous cycle	<code>@(posedge clk) disable iff (!rst_n) (count==FIFO_DEPTH&&wr_en&&rd_en) => count==\$past(count)-1'b1;</code>
21	If count equals 0 and both wr_en and rd_en are active, the count increases by 1 compared to the previous cycle	<code>@(posedge clk) disable iff (!rst_n) (count==0&&wr_en&&rd_en) => count==\$past(count)+1'b1;</code>

UVM Structure

Top module



UVM_FLOW

1 Create shared_pkg:

- This package contains shared variables and parameters that will be used in files.

2 Create an Interface:

- Create an interface to connect the design with testbench components.

3 Create an Assertion File:

- Write the assertion file that will be used to verify the design behavior.

4 Create top File:

- Create the clock generated
- Pass data from the interface to both the DUT and the reference (golden) model.
- Bind the assertion file to the design.
- Set the virtual interface in the configuration database.

- Run a uvm_test_top.

5 Create a Configuration Class:

- This class will be used to get the virtual interface.

6 Create a sequence_item Class:

- Include the variables and random input signals.
- Create two methods: Print_data_out and Print_flags for displaying the data_out only and all signals.
- Add some constraint block.

7 Create 5 FIFO Sequences:

These sequences are used to verify the design, including:

- reset_sequence
- Write_only
- Read_only
- Write_Read
- Write_Read_Always

8 Create a Sequencer:

- This component manages sequences and drives the data.

9 Create driver File:

- Set up a virtual interface between the driver and the real interface.
- Make the driver a producer that retrieves data.
- Assign data from the sequence Item to the interface inputs.

10 Create monitor File:

- Set up a virtual interface between the monitor and the real interface.
- Assign data from the virtual interface to the monitor object using the sequence Item inputs and outputs.
- Create an analysis_port to send data to the agent.

11 Create agent File:

- Obtain the configuration object from the database and pass it to the monitor and driver.
- Establish a connection between the monitor and the agent to send data to the scoreboard and cover collector.
- Connect the sequencer and driver.

12 Create scoreboard File:

- Receive inputs from the monitor and reference model.
- Perform comparisons and log discrepancies or mismatches.
- Signal any test failures if the actual results deviate from the expected ones.

- Display report at the end of the simulation

I3 Create Coverage collector File:

- Checking that all input combinations and branches of the design have been tested.
- Monitoring various signals and transitions to ensure each aspect of the design is covered.
- Providing a measure of test completeness, ensuring the testbench has thoroughly exercised the design.

I4 Create env File:

- Instantiate components like the agent, scoreboard, and cover collector.
- Connect the agent with the scoreboard and cover collector.

I5 Create test File:

- Get the virtual interface and pass it to the environment.
- Create objects for the sequences.
- Use the built-in function `raise_objection` to signal that the test has started.
- Run the sequence objects during the run phase using a specific sequence.
- Use the built-in function `drop_objection` to indicate that the test has finished.

Shared pkg

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evram
3 // Description: Sharedpkg
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package shared_pkg;
7     parameter FIFO_WIDTH    = 16;
8     parameter FIFO_DEPTH   = 8;
9     parameter MAX_FIFO_ADDR = $clog2(FIFO_DEPTH);
10    //For constraints
11    parameter RD_EN_ON_DIST=30;
12    parameter WR_EN_ON_DIST=70;
13    parameter RESET_ON_DIST=5;
14
15    parameter ACTIVE=1;
16    parameter INACTIVE=0;
17
18    parameter ACTIVE_RESET=0;
19    parameter INACTIVE_RESET=1;
20
21    parameter MAX=(2**FIFO_WIDTH)-1;
22    parameter ZERO=0;
23 endpackage : shared_pkg
```

Design

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 // Description: FIFO Design
5 //////////////////////////////////////////////////////////////////
6 import shared_pkg::*;
7 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
8
9 input [FIFO_WIDTH-1:0] data_in;
10 input clk, rst_n, wr_en, rd_en;
11 output reg [FIFO_WIDTH-1:0] data_out;
12 output reg wr_ack, overflow, underflow;
13 output full, empty, almostfull, almostempty;
14
15 logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
16 logic [MAX_FIFO_ADDR-1:0] wr_ptr, rd_ptr;
17 logic [MAX_FIFO_ADDR:0] count;
18
19 always @(posedge clk or negedge rst_n) begin
20     if (!rst_n) begin
21         wr_ptr <= 0;
22         wr_ack<=0;//reset the wr_ack when rst_n is active
23         overflow<=0;//reset the overflow when rst_n is active
24     end
25     else begin//Edit this condition and handle the overflow cases
26         if (wr_en && count < FIFO_DEPTH) begin
27             mem[wr_ptr] <= data_in;
28             wr_ack <= 1;
29             wr_ptr <= wr_ptr + 1;
30         end
31         else begin
32             wr_ack <= 0;
33         end
34         if(wr_en&&count==FIFO_DEPTH)
35             overflow<=1;
36         else
37             overflow<=0;
38     end
39 end
40
41 end
42
43 always @(posedge clk or negedge rst_n) begin//Add the underflow flag because it is sequential
44     if (!rst_n) begin
45         rd_ptr <= 0;
46         underflow<=0;//reset the underflow when rst_n is active
47     end
48     else begin//Edit this condition and handle the underflow cases
49         if (rd_ptr >= FIFO_DEPTH) begin
50             underflow <= 1;
51         end
52         else
53             underflow <= 0;
54     end
55 end
56
57 endmodule
```

```

48     else begin//Edit this condition and handle the underflow cases
49         if (rd_en && count != 0) begin
50             data_out <= mem[rd_ptr];
51             rd_ptr <= rd_ptr + 1;
52         end
53         if(rd_en&&count==0)
54             underflow<=1;
55         else
56             underflow<=0;
57     end
58 end
59
60 always @(posedge clk or negedge rst_n) begin
61     if (!rst_n) begin
62         count <= 0;
63     end
64     else begin//Add two cases for the count
65         if ( ({wr_en, rd_en} == 2'b10) && !full)
66             count <= count + 1;
67         else if ( ({wr_en, rd_en} == 2'b01) && !empty)
68             count <= count - 1;
69         else if ( ({wr_en, rd_en} == 2'b11) && full)//1
70             count <= count -1;
71         else if ( ({wr_en, rd_en} == 2'b11) && empty)//2
72             count <= count + 1;
73     end
74 end
75
76 assign full = (count == FIFO_DEPTH)? 1 : 0;
77 assign empty = (count == 0)? 1 : 0;
78 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //fix the condition of this flag
79 assign almostempty = (count == 1)? 1 : 0;
80
81 endmodule

```

Interface

```

1   /////////////////////////////////
2   // Author: Abanob Evram
3   // Description: Interface_FIFO
4   // Date: October, 2024
5   ///////////////////////////////
6   import shared_pkg::*;
7   interface fifo_if(input clk);
8       //input signals
9       logic [FIFO_WIDTH-1:0] data_in;
10      logic rst_n, wr_en, rd_en;
11      //output signals
12      logic [FIFO_WIDTH-1:0] data_out;
13      logic wr_ack, overflow;
14      logic full, empty, almostfull, almostempty, underflow;
15  endinterface : fifo_if

```

Assertion

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evmam
3 // Description: Assertions_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 import shared_pkg::*;
7 module fifo_sva(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, wr_ptr, rd_ptr, count);
8
9   input [FIFO_WIDTH-1:0] data_in;
10  input clk, rst_n, wr_en, rd_en;
11  input [FIFO_WIDTH-1:0] data_out;
12  input wr_ack, overflow, underflow;
13  input full, empty, almostfull, almostempty;
14  input [MAX_FIFO_ADDR-1:0] wr_ptr, rd_ptr;
15  input [MAX_FIFO_ADDR:0] count;
16
17  //*****
18  //property for the sequential flags to check when it active
19  property overflow_p;
20    @(posedge clk) disable iff (!rst_n) (count==FIFO_DEPTH&&wr_en) |=> overflow==1;
21  endproperty
22  property underflow_p;
23    @(posedge clk) disable iff (!rst_n) (count==0&&rd_en) |=> underflow==1;
24  endproperty
25  property wr_ack_p;
26    @(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&wr_en) |=> wr_ack==1;
27  endproperty
28  //*****
29  //property for the sequential flags to check when it Inactive
30  property overflow_inac_p;
31    @(posedge clk) disable iff (!rst_n) !(count==FIFO_DEPTH&&wr_en) |=> overflow==0;
32  endproperty
33  property underflow_inac_p;
34    @(posedge clk) disable iff (!rst_n) !(count==0&&rd_en) |=> underflow==0;
35  endproperty
36  property wr_ack_inac_p;
37    @(posedge clk) disable iff (!rst_n) !(count!=FIFO_DEPTH&&wr_en) |=> wr_ack==0;
38  endproperty
39  //*****
40  //property for the combinational flags to check when it active
41  property full_p;
42    @(posedge clk) count==FIFO_DEPTH |=> full==1;
43  endproperty
44  property almostfull_p;
45    @(posedge clk) count==FIFO_DEPTH-1 |=> almostfull==1;
46  endproperty
47  property empty_p;
48    @(posedge clk) count==0 |=> empty==1;
49  endproperty
50  property almostempty_p;
51    @(posedge clk) count==1 |=> almostempty==1;
52  endproperty
53  //*****
54  //property for the combinational flags to check when it Inactive
55  property full_inac_p;
56    @(posedge clk) count!=FIFO_DEPTH |=> full==0;
57  endproperty
58  property almostfull_inac_p;
59    @(posedge clk) count!=FIFO_DEPTH-1 |=> almostfull==0;
60  endproperty
61  property empty_inac_p;
62    @(posedge clk) count!=0 |=> empty==0;
63  endproperty
64  property almostempty_inac_p;
65    @(posedge clk) count!=1 |=> almostempty==0;
66  endproperty
67  //*****
68  //property for the pointers
69  property wr_ptr_p;
70    @(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&wr_en) |=> wr_ptr==$past(wr_ptr)+1'b1;
71  endproperty
72  property rd_ptr_p;
73    @(posedge clk) disable iff (!rst_n) (count!=0&&rd_en) |=> rd_ptr==$past(rd_ptr)+1'b1;
74  endproperty
75  //*****
76  //property for the counter signal
77  property count_wr_p;
78    @(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&wr_en&&!rd_en) |=> count==$past(count)+1'b1;
79  endproperty
80  property count_rd_p;
81    @(posedge clk) disable iff (!rst_n) (count!=0&&!wr_en&&rd_en) |=> count==$past(count)-1'b1;
82  endproperty
83  property count_wr_rd_p;//this property for check if we read and write at the same clk cycle
84    @(posedge clk) disable iff (!rst_n) (count!=FIFO_DEPTH&&count!=0&&wr_en&&rd_en) |=> count==$past(count);
85  endproperty
86  property countfull_wr_rd_p;//this property for check if we read and write is high but the FIFO is full
87    @(posedge clk) disable iff (!rst_n) (count==FIFO_DEPTH&&wr_en&&rd_en) |=> count==$past(count)-1'b1;
88  endproperty
89  property countempty_wr_rd_p;//this property for check if we read and write is high but the FIFO is empty
90    @(posedge clk) disable iff (!rst_n) (count==0&&wr_en&&rd_en) |=> count==$past(count)+1'b1;
91  endproperty
92  //*****
93  //*****
```

```

93  /*************************************************************************/
94  //assert for all properties
95  overflow_assertion      :assert property(overflow_p);
96  underflow_assertion     :assert property(underflow_p);
97  wr_ack_assertion       :assert property(wr_ack_p);
98
99  overflow_inac_assertion:assert property(overflow_inac_p);
100 underflow_inac_assertion:assert property(underflow_inac_p);
101 wr_ack_inac_assertion :assert property(wr_ack_inac_p);
102
103 full_assertion         :assert property(full_p);
104 almostfull_assertion   :assert property(almostfull_p);
105 empty_assertion         :assert property(empty_p);
106 almostempty_assertion  :assert property(almostempty_p);
107
108 full_inac_assertion   :assert property(full_inac_p);
109 almostfull_inac_assertion:assert property(almostfull_inac_p);
110 empty_inac_assertion   :assert property(empty_inac_p);
111 almostempty_inac_assertion:assert property(almostempty_inac_p);
112
113 wr_ptr_assertion       :assert property(wr_ptr_p);
114 rd_ptr_assertion       :assert property(rd_ptr_p);
115
116 count_wr_assertion     :assert property(count_wr_p);
117 count_rd_assertion     :assert property(count_rd_p);
118 count_wr_rd_assertion  :assert property(count_wr_rd_p);
119 countfull_wr_rd_assertion:assert property(countfull_wr_rd_p);
120 countempty_wr_rd_assertion:assert property(countempty_wr_rd_p);
121 /*************************************************************************/
122 //Cover for all properties
123 overflow_coverage       :cover property(overflow_p);
124 underflow_coverage      :cover property(underflow_p);
125 wr_ack_coverage         :cover property(wr_ack_p);
126
127 overflow_inac_coverage :cover property(overflow_inac_p);
128 underflow_inac_coverage:cover property(underflow_inac_p);
129 wr_ack_inac_coverage   :cover property(wr_ack_inac_p);
130
131 full_coverage          :cover property(full_p);
132 almostfull_coverage    :cover property(almostfull_p);
133 empty_coverage          :cover property(empty_p);
134 almostempty_coverage   :cover property(almostempty_p);
135
136 full_inac_coverage    :cover property(full_inac_p);
137 almostfull_inac_coverage:cover property(almostfull_inac_p);
138 empty_inac_coverage    :cover property(empty_inac_p);
139 almostempty_inac_coverage:cover property(almostempty_inac_p);
140
141 wr_ptr_coverage        :cover property(wr_ptr_p);
142 rd_ptr_coverage         :cover property(rd_ptr_p);
143
144 count_wr_coverage       :cover property(count_wr_p);
145 count_rd_coverage       :cover property(count_rd_p);
146 count_wr_rd_coverage   :cover property(count_wr_rd_p);
147 countfull_wr_rd_coverage:cover property(countfull_wr_rd_p);
148 countempty_wr_rd_coverage:cover property(countempty_wr_rd_p);
149 always_comb begin
150   if (!rst_n) begin
151     rst_overflow_assert :assert final (overflow==0);
152     rst_underflow_assert:assert final (underflow==0);
153     rst_wr_ack_assert  :assert final (wr_ack==0);
154     rst_wr_ptr_assert   :assert final (wr_ptr==0);
155     rst_rd_ptr_assert  :assert final (rd_ptr==0);
156     rst_count_assert    :assert final (count==0);
157
158     rst_overflow_coverage:cover final (overflow==0);
159     rst_underflow_coverage:cover final (underflow==0);
160     rst_wr_ack_coverage :cover final (wr_ack==0);
161     rst_wr_ptr_coverage :cover final (wr_ptr==0);
162     rst_rd_ptr_coverage :cover final (rd_ptr==0);
163     rst_count_coverage  :cover final (count==0);
164   end
165 end
166 endmodule

```

Top

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evarn
3 // Description: TOP_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 import fifo_test_pkg::*;
7 import uvm_pkg::*;
8 `include "uvm_macros.svh"
9 module top();
10    bit clk;
11    initial begin
12        clk=0;
13        forever
14            #1 clk=~clk;
15    end
16
17    fifo_if f_if(clk);
18
19    FIFO DUT(
20        .data_in(f_if.data_in),
21        .wr_en(f_if.wr_en),
22        .rd_en(f_if.rd_en),
23        .clk(f_if.clk),
24        .rst_n(f_if.rst_n),
25        .full(f_if.full),
26        .empty(f_if.empty),
27        .almostfull(f_if.almostfull),
28        .almostempty(f_if.almostempty),
29        .wr_ack(f_if.wr_ack),
30        .overflow(f_if.overflow),
31        .underflow(f_if.underflow),
32        .data_out(f_if.data_out)
33    );
34
35    bind FIFO fifo_sva SVA(
36        .data_in(f_if.data_in),
37        .wr_en(f_if.wr_en),
38        .rd_en(f_if.rd_en),
39        .clk(f_if.clk),
40        .rst_n(f_if.rst_n),
41        .full(f_if.full),
42        .empty(f_if.empty),
43        .almostfull(f_if.almostfull),
44        .almostempty(f_if.almostempty),
45        .wr_ack(f_if.wr_ack),
46        .overflow(f_if.overflow),
47        .underflow(f_if.underflow),
48        .data_out(f_if.data_out),
49        .wr_ptr(DUT.wr_ptr),
50        .rd_ptr(DUT.rd_ptr),
51        .count(DUT.count)
52    );
53
54    initial begin
55        uvm_config_db#(virtual fifo_if)::set(null, "uvm_test_top", "fifo_IF", f_if);
56        run_test("fifo_test");
57    end
58
59 endmodule
```

Configuration

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Eram
3 // Description: Configuration_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_config_pkg;
7     import uvm_pkg::*;
8     `include "uvm_macros.svh"
9     class fifo_config extends uvm_object;
10    `uvm_object_utils(fifo_config)
11
12    virtual fifo_if fifo_vif;
13
14    function new(string name = "fifo_config");
15        super.new(name);
16    endfunction : new
17
18 endclass : fifo_config
19 endpackage : fifo_config_pkg
```

Sequence Item

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Eram
3 // Description: Sequence_item_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_seq_item_pkg;
7     import shared_pkg::*;
8     import uvm_pkg::*;
9     `include "uvm_macros.svh"
10    class fifo_seq_item extends uvm_sequence_item;
11    `uvm_object_utils(fifo_seq_item)
12
13    rand Logic [FIFO_WIDTH-1:0] data_in;
14    rand Logic rst_n, wr_en, rd_en;
15    Logic [FIFO_WIDTH-1:0] data_out;
16    Logic wr_ack, overflow, underflow;
17    logic full, empty, almostfull, almostempty;
18
19    function new(string name = "fifo_seq_item");
20        super.new(name);
21    endfunction : new
22
23    function string Print_data_out();
24        return $sformatf("data_in=%d,rst_n=%d,wr_en=%d,rd_en=%d,data_out=%d",
25                          data_in,rst_n,wr_en,rd_en,data_out);
26    endfunction : Print_data_out
27
28    function string Print_flags();
29        return $sformatf("%s,wr_ack=%d,overflow=%d,underflow=%d,full=%d,empty=%d,almostfull=%d,almostempty=%d",
30                          Print_data_out(),wr_ack,overflow,underflow,full,empty,almostfull,almostempty);
31    endfunction : Print_flags
32
33 /*****
34 ****Constraints*****
35 ****
36 constraint Reset_prob {
37     rst_n dist {ACTIVE_RESET:RESET_ON_DIST,INACTIVE_RESET:/100 RESET_ON_DIST};
38 }
39
40 constraint Write_only {
41     wr_en==ACTIVE;
42     rd_en==INACTIVE;
43     rst_n==INACTIVE_RESET;
44 }
45
46 constraint Read_only {
47     wr_en==INACTIVE;
48     rd_en==ACTIVE;
49     rst_n==INACTIVE_RESET;
50 }
51
52 constraint Write_Read {
53     wr_en dist {ACTIVE:/WR_EN_ON_DIST,INACTIVE:/100-WR_EN_ON_DIST};
54     rd_en dist {ACTIVE:/RD_EN_ON_DIST,INACTIVE:/100-RD_EN_ON_DIST};
55 }
56
57 constraint Write_Read_always {
58     wr_en==ACTIVE;
59     rd_en==ACTIVE;
60     rst_n==INACTIVE_RESET;
61 }
62
63 constraint data_in_prob {
64     data_in dist {MAX:/10,ZERO:/10,[ZERO:MAX]:/80};
65 }
66
67 endclass : fifo_seq_item
68 endpackage : fifo_seq_item_pkg
```

Sequences

```
1  //////////////////////////////////////////////////////////////////
2  // Author: Abanob Evram
3  // Description: Sequences | FIFO
4  // Date: October, 2024
5  //////////////////////////////////////////////////////////////////
6 package fifo_sequence_pkg;
7   import shared_pkg::*;
8   import fifo_seq_item_pkg::*;
9   import uvm_pkg::*;
10  `include "uvm_macros.svh"
11 /*****
12 class reset_assert extends uvm_sequence #(fifo_seq_item);
13   `uvm_object_utils(reset_assert)
14
15   fifo_seq_item seq_item;
16
17   function new(string name = "reset_assert");
18     super.new(name);
19   endfunction : new
20
21   task body();
22     seq_item=fifo_seq_item::type_id::create("seq_item");
23     start_item(seq_item);
24     seq_item.rd_en=0;
25     seq_item.wr_en=0;
26     seq_item.data_in=0;
27     seq_item.rst_n=0;
28     finish_item(seq_item);
29   endtask : body
30 endclass : reset_assert
31 /*****
32 class Write_only extends uvm_sequence #(fifo_seq_item);
33   `uvm_object_utils(Write_only)
34
35   fifo_seq_item seq_item;
36
37   function new(string name = "Write_only");
38     super.new(name);
39   endfunction : new
40
41   task body();
42     repeat(10) begin
43       seq_item=fifo_seq_item::type_id::create("seq_item");
44       start_item(seq_item);
45       seq_item.constraint_mode(0);
46       seq_item.Write_only.constraint_mode(1); //ON the Write_only constraint
47       seq_item.data_in_prob.constraint_mode(1); //ON the data_in_prob constraint
48       assert(seq_item.randomize());
49       finish_item(seq_item);
50     end
51   endtask : body
52 endclass : Write_only
53 /*****
54 class Read_only extends uvm_sequence #(fifo_seq_item);
55   `uvm_object_utils(Read_only)
56
57   fifo_seq_item seq_item;
58
59   function new(string name = "Read_only");
60     super.new(name);
61   endfunction : new
62
63   task body();
64     repeat(10) begin
65       seq_item=fifo_seq_item::type_id::create("seq_item");
66       start_item(seq_item);
67       seq_item.constraint_mode(0);
68       seq_item.Read_only.constraint_mode(1); //ON the Read_only constraint
69       assert(seq_item.randomize());
70       finish_item(seq_item);
71     end
72   endtask : body
73 endclass : Read_only
74 /*****
```

```

74  /*************************************************************************/
75  class Write_Read extends uvm_sequence #(fifo_seq_item);
76  `uvm_object_utils(Write_Read)
77
78  fifo_seq_item seq_item;
79
80  function new(string name = "Write_Read");
81    super.new(name);
82  endfunction : new
83
84  task body();
85    repeat(1000) begin
86      seq_item=fifo_seq_item::type_id::create("seq_item");
87      start_item(seq_item);
88      seq_item.constraint_mode(0);
89      seq_item.Write_Read.constraint_mode(1); //ON the Write Read constraint
90      seq_item.data_in_prob.constraint_mode(1); //ON the data_in_prob constraint
91      seq_item.Reset_prob.constraint_mode(1); //ON the Reset_prob constraint
92      assert(seq_item.randomize());
93      finish_item(seq_item);
94    end
95  endtask : body
96 endclass : Write_Read
97 /*************************************************************************/
98 class Write_Read_Always extends uvm_sequence #(fifo_seq_item);
99 `uvm_object_utils(Write_Read_Always)
100
101 fifo_seq_item seq_item;
102
103 function new(string name = "Write_Read_Always");
104   super.new(name);
105 endfunction : new
106
107 task body();
108   repeat(10) begin
109     seq_item=fifo_seq_item::type_id::create("seq_item");
110     start_item(seq_item);
111     seq_item.constraint_mode(0);
112     seq_item.Write_Read_always.constraint_mode(1); //ON the Write_Read_always constraint
113     seq_item.data_in_prob.constraint_mode(1); //ON the data_in_prob constraint
114     assert(seq_item.randomize());
115     finish_item(seq_item);
116   end
117 endtask : body
118 endclass : Write_Read_Always
119 /*************************************************************************/
120 endpackage : fifo_sequence_pkg

```

Sequencer

```

1  //////////////////////////////////////////////////////////////////
2  // Author: Abanob Evram
3  // Description: Sequencer| FIFO
4  // Date: October, 2024
5  //////////////////////////////////////////////////////////////////
6 package fifo_sequencer_pkg;
7   import fifo_seq_item_pkg::*;
8   import uvm_pkg::*;
9   `include "uvm_macros.svh"
10  class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);
11    `uvm_component_utils(fifo_sequencer)
12
13    function new(string name = "fifo_sequencer", uvm_component parent = null);
14      super.new(name,parent);
15    endfunction : new
16
17  endclass : fifo_sequencer
18 endpackage : fifo_sequencer_pkg

```

Driver

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evram
3 // Description: Driver_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_driver_pkg;
7     import fifo_seq_item_pkg::*;
8     import uvm_pkg::*;
9     `include "uvm_macros.svh"
10    class fifo_driver extends uvm_driver #(fifo_seq_item);
11        `uvm_component_utils(fifo_driver)
12
13        virtual fifo_if fifo_vif;
14        fifo_seq_item stim_seq_item;
15
16        function new(string name = "fifo_driver" , uvm_component parent = null);
17            super.new(name,parent);
18        endfunction : new
19
20        task run_phase(uvm_phase phase);
21            super.run_phase(phase);
22            forever begin
23                stim_seq_item=fifo_seq_item::type_id::create("stim_seq_item",this);
24                seq_item_port.get_next_item(stim_seq_item);
25                fifo_vif.rd_en=stim_seq_item.rd_en;
26                fifo_vif.wr_en=stim_seq_item.wr_en;
27                fifo_vif.data_in=stim_seq_item.data_in;
28                fifo_vif.rst_n=stim_seq_item.rst_n;
29                @(negedge fifo_vif.clk);
30                seq_item_port.item_done();
31            end
32        endtask : run_phase
33
34    endclass : fifo_driver
35 endpackage : fifo_driver_pkg
```

Monitor

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evram
3 // Description: Monitor_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_monitor_pkg;
7     import fifo_seq_item_pkg::*;
8     import uvm_pkg::*;
9     `include "uvm_macros.svh"
10    class fifo_monitor extends uvm_monitor;
11        `uvm_component_utils(fifo_monitor)
12
13        virtual fifo_if fifo_vif;
14        fifo_seq_item seq_item;
15        uvm_analysis_port #(fifo_seq_item) mon_aport;
16
17        function new(string name = "fifo_monitor" , uvm_component parent = null);
18            super.new(name,parent);
19        endfunction : new
20
21        function void build_phase(uvm_phase phase);
22            super.build_phase(phase);
23            mon_aport=new("mon_aport",this);
24        endfunction : build_phase
```

```

26     task run_phase(uvm_phase phase);
27         super.run_phase(phase);
28         forever begin
29             seq_item=fifo_seq_item::type_id::create("seq_item");
30             @(posedge fifo_vif.clk);
31             //Input
32             seq_item.rd_en=fifo_vif.rd_en;
33             seq_item.rst_n=fifo_vif.rst_n;
34             seq_item.wr_en=fifo_vif.wr_en;
35             seq_item.data_in=fifo_vif.data_in;
36             //Output
37             seq_item.full=fifo_vif.full;
38             seq_item.empty=fifo_vif.empty;
39             seq_item.wr_ack=fifo_vif.wr_ack;
40             seq_item.overflow=fifo_vif.overflow;
41             seq_item.underflow=fifo_vif.underflow;
42             seq_item.almostfull=fifo_vif.almostfull;
43             seq_item.almostempty=fifo_vif.almostempty;
44             seq_item.data_out=fifo_vif.data_out;
45             mon_aport.write(seq_item);
46             `uvm_info("run_phase",seq_item.Print_flags(),UVM_HIGH);
47         end
48     endtask : run_phase
49
50 endclass : fifo_monitor
51 endpackage : fifo_monitor_pkg

```

Agent

```

1  //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evrham
3 // Description: Agent_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_agent_pkg;
7     import fifo_monitor_pkg::*;
8     import fifo_driver_pkg::*;
9     import fifo_sequencer_pkg::*;
10    import fifo_config_pkg::*;
11    import fifo_seq_item_pkg::*;
12    import uvm_pkg::*;
13    `include "uvm_macros.svh"
14
15 class fifo_agent extends uvm_agent;
16     `uvm_component_utils(fifo_agent)
17
18     fifo_monitor monitor;
19     fifo_driver driver;
20     fifo_sequencer sqr;
21     fifo_config fifo_cfg;
22     uvm_analysis_port #(fifo_seq_item) agt_aport;
23
24     function new(string name = "fifo_agent" , uvm_component parent = null);
25         super.new(name,parent);
26     endfunction : new
27
28     function void build_phase(uvm_phase phase);
29         super.build_phase(phase);
30
31         if(!uvm_config_db#(fifo_config)::get(this, "", "CFG", fifo_cfg))
32             `uvm_fatal("build_phase","Agent - unable to get configuration object");
33
34         monitor=fifo_monitor::type_id::create("monitor",this);
35         driver=fifo_driver::type_id::create("driver",this);
36         sqr=fifo_sequencer::type_id::create("sqr",this);
37
38         agt_aport=new("agt_aport",this);
39     endfunction : build_phase
40
41     function void connect_phase(uvm_phase phase);
42         super.connect_phase(phase);
43         driver.fifo_vif=fifo_cfg.fifo_vif;
44         monitor.fifo_vif=fifo_cfg.fifo_vif;
45         driver.seq_item_port.connect(sqr.seq_item_export);
46         monitor.mon_aport.connect(agt_aport);
47     endfunction : connect_phase
48
49 endclass : fifo_agent
50 endpackage : fifo_agent_pkg

```

Scoreboard

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Eram
3 // Description: Scoreboard_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_scoreboard_pkg;
7   import shared_pkg::*;
8   import fifo_seq_item_pkg::*;
9   import uvm_pkg::*;
10  `include "uvm_macros.svh"
11  class fifo_scoreboard extends uvm_scoreboard;
12    `uvm_component_utils(fifo_scoreboard)
13
14    logic [FIFO_WIDTH-1:0] data_out_ref;
15    logic full_ref, empty_ref, almostfull_ref, almostempty_ref, overflow_ref, underflow_ref, wr_ack_ref;
16
17    logic [FIFO_WIDTH]mem_ref[FIFO_DEPTH];
18    logic [MAX_FIFO_ADDR-1:0] rd_ptr = 0,wr_ptr = 0;
19    logic [MAX_FIFO_ADDR:0] count = 0;
20
21    uvm_analysis_export #(fifo_seq_item) sb_export;
22    uvm_tlm_analysis_fifo #(fifo_seq_item) sb_fifo;
23    fifo_seq_item seq_item_sb;
24
25    int error_dataout_count = 0;
26    int error_flags_count = 0;
27    int correct_dataout_count = 0;
28    int correct_flags_count = 0;
29
30    function new(string name="fifo_scoreboard", uvm_component parent = null);
31      super.new(name,parent);
32    endfunction : new
33
34    function void build_phase(uvm_phase phase);
35      super.build_phase(phase);
36      sb_export=new("sb_export",this);
37      sb_fifo=new("sb_fifo",this);
38    endfunction : build_phase
39
40    function void connect_phase(uvm_phase phase);
41      super.connect_phase(phase);
42      sb_export.connect(sb_fifo.analysis_export);
43    endfunction : connect_phase
44
45    task run_phase(uvm_phase phase);
46      super.run_phase(phase);
47      forever begin
48        sb_fifo.get(seq_item_sb);
49        reference_model(seq_item_sb);
50        if(seq_item_sb.data_out!=data_out_ref) begin
51          `uvm_error("run_phase",$sformatf("Compair dataout faild:%s ,data_out_ref=%0d",seq_item_sb.Print_data_out(),data_out_ref));
52          error_dataout_count++;
53        end
54
55        else begin
56          `uvm_info("run_phase",$sformatf("Compair dataout correct:%s",seq_item_sb.Print_data_out()),UVM_HIGH);
57          correct_dataout_count++;
58        end
59        if((seq_item_sb.wr_ack, seq_item_sb.overflow, seq_item_sb.underflow, seq_item_sb.full, seq_item_sb.empty, seq_item_sb.almostfull, seq_item_sb.almostempty)!=
59          {wr_ack_ref,overflow_ref,underflow_ref,full_ref,empty_ref,almostfull_ref,almostempty_ref}) begin
59          `uvm_error("run_phase",$sformatf("Compair dataout faild:%s",seq_item_sb.Print_flags()));
59          error_flags_count++;
59        end
59      end
56    end
57  endtask : run_phase
58
59  function void reference_model(fifo_seq_item seq_chk);
60    if(!seq_chk.rst_n) begin
61      rd_ptr=0;wr_ptr=0;count=0;wr_ack_ref=0;overflow_ref=0;underflow_ref=0;
62    end
63  endfunction
64
65
66
67
68
69
70
71
72
73
```

```

74      else begin
75          //Condition for Write seq and wr_ack flag
76          if(seq_chk.wr_en&&count!=FIFO_DEPTH)begin
77              mem_ref[wr_ptr]=seq_chk.data_in;
78              wr_ack_ref=1;
79              wr_ptr++;
80          end
81          else begin
82              wr_ack_ref=0;
83          end
84          //Condition for overflow flag
85          if (seq_chk.wr_en&&count==FIFO_DEPTH) begin
86              overflow_ref=1;
87          end
88          else begin
89              overflow_ref=0;
90          end
91          //Condition for underflow flag
92          if (seq_chk.rd_en&&count==0) begin
93              underflow_ref=1;
94          end
95          else begin
96              underflow_ref=0;
97          end
98          //Condition for read seq
99          if (seq_chk.rd_en&&count!=0) begin
100             data_out_ref=mem_ref[rd_ptr];
101             rd_ptr++;
102         end
103         //for counter
104         if (seq_chk.wr_en&&!seq_chk.rd_en&&count!=FIFO_DEPTH) begin
105             count++;
106         end
107         else if (!seq_chk.wr_en&&seq_chk.rd_en&&count!=0) begin
108             count--;
109         end
110         else if(seq_chk.wr_en&&seq_chk.rd_en&&count==FIFO_DEPTH)
111             count--;
112         else if(seq_chk.wr_en&&seq_chk.rd_en&&count==0)
113             count++;
114     end
115     //assigns for flags
116     full_ref = (count == FIFO_DEPTH)? 1 : 0;
117     empty_ref = (count == 0)? 1 : 0;
118     almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
119     almostempty_ref = (count == 1)? 1 : 0;
120
121 endfunction
122
123 function void report_phase(uvm_phase phase);
124     super.report_phase(phase);
125     `uvm_info("report_phase",$sformatf("Total successful output: %0d",correct_dataout_count),UVM_LOW);
126     `uvm_info("report_phase",$sformatf("Total faild output: %0d",error_dataout_count),UVM_LOW);
127     `uvm_info("report_phase",$sformatf("Total successful flags: %0d",correct_flags_count),UVM_LOW);
128     `uvm_info("report_phase",$sformatf("Total faild flags: %0d",error_flags_count),UVM_LOW);
129 endfunction : report_phase
130
131 endclass : fifo_scoreboard
132 endpackage : fifo_scoreboard_pkg

```

Coverage collector

```

1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Elyam
3 // Description: Coverage_collector_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_coverage_pkg;
7     import fifo_seq_item_pkg::*;
8     import uvm_pkg::*;
9     `include "uvm_macros.svh"
10    class fifo_coverage extends uvm_component;
11        `uvm_component_utils(fifo_coverage)
12
13        uvm_analysis_export #(fifo_seq_item) cov_export;
14        uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo;
15        fifo_seq_item seq_item;
16
17        covergroup covcode;
18            rst_n_p :coverpoint seq_item.rst_n {
19                bins rst_n[] = {0,1};
20            }
21            wr_en_p :coverpoint seq_item.wr_en{
22                bins wr_en[] = {0,1};
23            }
24            rd_en_p :coverpoint seq_item.rd_en{
25                bins rd_en[] = {0,1};
26            }
27            wr_ack_p :coverpoint seq_item.wr_ack{
28                bins wr_ack[] = {0,1};
29            }

```

```

29          )overflow_p :coverpoint seq_item.overflow{
30             | bins overflow[] = {0,1};
31         }
32         full_p      :coverpoint seq_item.full{
33             | bins full[] = {0,1};
34         }
35         empty_p     :coverpoint seq_item.empty{
36             | bins empty[] = {0,1};
37         }
38         almostfull_p :coverpoint seq_item.almostfull{
39             | bins almostfull[] = {0,1};
40         }
41         almostempty_p:coverpoint seq_item.almostempty{
42             | bins almostempty[] = {0,1};
43         }
44         underflow_p  :coverpoint seq_item.underflow{
45             | bins underflow[] = {0,1};
46         }
47
48         cross wr_en_p,rd_en_p,wr_ack_p{
49             | illegal_bins wr_dis_ack_en = binsof(wr_en_p) intersect{0} &&binsof(wr_ack_p) intersect{1};
50         }
51         cross wr_en_p,rd_en_p,overflow_p{
52             | illegal_bins wr_dis_over_en = binsof(wr_en_p) intersect{0} &&binsof(overflow_p) intersect{1};
53         }
54         cross wr_en_p,rd_en_p,full_p{
55             | illegal_bins wr_full_en-binsof(rd_en_p)intersect{1}&&binsof(full_p)intersect{1};
56         }
57         cross wr_en_p,rd_en_p,empty_p;
58         cross wr_en_p,rd_en_p,almostfull_p;
59         cross wr_en_p,rd_en_p,almostempty_p;
60         cross wr_en_p,rd_en_p,underflow_p{
61             | illegal_bins rd_dis_uflo_en=binsof(rd_en_p)intersect{0}&&binsof(underflow_p)intersect{1};
62         }
63     endgroup : covcode
64
65
66     function new(string name = "fifo_coverage" , uvm_component parent = null);
67         super.new(name,parent);
68         covcode=new();
69     endfunction : new
70
71     function void build_phase(uvm_phase phase);
72         super.build_phase(phase);
73         cov_export=new("cov_export",this);
74         cov_fifo=new("cov_fifo",this);
75     endfunction : build_phase
76
77     function void connect_phase(uvm_phase phase);
78         super.connect_phase(phase);
79         cov_export.connect(cov_fifo.analysis_export);
80     endfunction : connect_phase
81
82     task run_phase(uvm_phase phase);
83         super.run_phase(phase);
84         forever begin
85             cov_fifo.get(seq_item);
86             covcode.sample();
87         end
88     endtask : run_phase
89
90     endclass : fifo_coverage
91 endpackage : fifo_coverage_pkg

```

Environment

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evram
3 // Description: Environment_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_env_pkg;
7     import fifo_scoreboard_pkg::*;
8     import fifo_coverage_pkg::*;
9     import fifo_agent_pkg::*;
10    import uvm_pkg::*;
11    `include "uvm_macros.svh"
12    class fifo_env extends uvm_env;
13        `uvm_component_utils(fifo_env)
14
15        fifo_scoreboard sb;
16        fifo_coverage cov;
17        fifo_agent agt;
18
19        function new(string name = "fifo_env", uvm_component parent = null);
20            super.new(name,parent);
21        endfunction : new
22
23        function void build_phase(uvm_phase phase);
24            super.build_phase(phase);
25            agt=fifo_agent::type_id::create("agt",this);
26            sb=fifo_scoreboard::type_id::create("sb",this);
27            cov=fifo_coverage::type_id::create("cov",this);
28        endfunction : build_phase
29
30        function void connect_phase(uvm_phase phase);
31            super.connect_phase(phase);
32            agt.agt_aport.connect(sb.sb_export);
33            agt.agt_aport.connect(cov.cov_export);
34        endfunction : connect_phase
35    endclass : fifo_env
36 endpackage : fifo_env_pkg
```

Test

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Abanob Evram
3 // Description: Test_FIFO
4 // Date: October, 2024
5 //////////////////////////////////////////////////////////////////
6 package fifo_test_pkg;
7     import fifo_env_pkg::*;
8     import fifo_config_pkg::*;
9     import fifo_sequence_pkg::*;
10    import uvm_pkg::*;
11    `include "uvm_macros.svh";
12
13    class fifo_test extends uvm_test;
14        `uvm_component_utils(fifo_test)
15
16        fifo_env env;
17        fifo_config fifo_cfg;
18
19        reset_assert reset_seq;
20        Write_only Write_seq;
21        Read_only Read_seq;
22        Write_ReadOnly Write_ReadOnly_seq;
23        Write_Read_Always Write_Read_Always_Seq;
24
25        function new(string name = "fifo_test", uvm_component parent = null);
26            super.new(name,parent);
27        endfunction : new
28
29        function void build_phase(uvm_phase phase);
30            super.build_phase(phase);
31            env = fifo_env::type_id::create("env",this);
32            fifo_cfg = fifo_config::type_id::create("fifo_cfg",this);
33            reset_seq=reset_assert::type_id::create("reset_seq",this);
34            Write_seq=Write_only::type_id::create("Write_seq",this);
35            Read_seq=Read_only::type_id::create("Read_seq",this);
36            Write_ReadOnly_seq=Write_ReadOnly::type_id::create("Write_ReadOnly_seq",this);
37            Write_ReadOnly_Seq=Write_ReadOnly_Always::type_id::create("Write_ReadOnly_Seq",this);
38
39            if(!uvm_config_db#(virtual fifo_if)::get(this, "", "fifo_IF", fifo_cfg.fifo_vif))
40                `uvm_fatal("build_phase", "Test - unable to get the virtual interface of the shift_reg from the uvm_config_db");
41            uvm_config_db#(fifo_config)::set(this, "*", "CFG", fifo_cfg);
42        endfunction : build_phase
```

```

44     task run_phase(uvm_phase phase);
45         super.run_phase(phase);
46         phase.raise_objection(this);
47
48         `uvm_info("run_phase","Reset asserted",UVM_LOW)
49         reset_seq.start(env.agt.sqr);
50
51         `uvm_info("run_phase","Write only sequence Started",UVM_LOW)
52         Write_seq.start(env.agt.sqr);
53
54         `uvm_info("run_phase","Read only sequence Started",UVM_LOW)
55         Read_seq.start(env.agt.sqr);
56
57         `uvm_info("run_phase","Write Read sequence Started",UVM_LOW)
58         Write_Read_seq.start(env.agt.sqr);
59
60         `uvm_info("run_phase","Write Read Always sequence Started",UVM_LOW)
61         Write_Read_Always_Seq.start(env.agt.sqr);
62
63         `uvm_info("run_phase","Test - End stimulus Generation",UVM_LOW);
64         phase.drop_objection(this);
65     endtask : run_phase
66
67 endclass : fifo_test
68
69 endpackage : fifo_test_pkg

```

List file

```

1  ./Codes/Shared_pkg/shared_pkg.sv
2  ./Codes/Design/FIFO.sv
3  ./Codes/Assertions/fifo_sva.sv
4  ./Codes/Interface/fifo_if.sv
5
6  ./Codes/Objects/Sequence/fifo_seq_item_pkg.sv
7  ./Codes/Objects/Sequence/fifo_sequence_pkg.sv
8  ./Codes/Objects/Configrstation/fifo_config_pkg.sv
9
10 ./Codes/Test/Enviroment/Agent/Sequencer/fifo_sequencer_pkg.sv
11 ./Codes/Test/Enviroment/Agent/Monitor/fifo_monitor_pkg.sv
12 ./Codes/Test/Enviroment/Agent/Driver/fifo_driver_pkg.sv
13 ./Codes/Test/Enviroment/Agent/fifo_agent_pkg.sv
14
15 ./Codes/Test/Enviroment/Coverage_Collector/fifo_coverage_pkg.sv
16 ./Codes/Test/Enviroment/Scoreboard/fifo_scoreboard_pkg.sv
17 ./Codes/Test/Enviroment/fifo_env_pkg.sv
18
19 ./Codes/Test/fifo_test.sv
20 ./Codes/Top/fifo_top.sv

```

Do file

```

1  vlib work
2  vlog -f list.list +cover -covercells
3  vsim -voptargs=+acc work.top -cover
4  add wave -position insertpoint sim:/top/f_if/*
5  run -all

```

Bug report

BUG_1: The signal wr_ack is sequential so it must be reset to zero when reset is activate

FIX: -

```
21    always @(posedge clk or negedge rst_n) begin
22        if (!rst_n) begin
23            wr_ptr <= 0;
24            wr_ack<=0;//reset the wr_ack when rst_n is active
```



BUG_2: The signal overflow is sequential so it must be reset to zero when reset is activated

FIX: -

```
21    always @(posedge clk or negedge rst_n) begin
22        if (!rst_n) begin
23            wr_ptr <= 0;
24            wr_ack<=0;//reset the wr_ack when rst_n is active
25            overflow<=0;//reset the overflow when rst_n is active
26        end
```



BUG_3: The overflow always equal zero expect FIFO is full && operation is write.

FIX: -

```
27    else begin//Edit this condition and handle the overflow cases
28        if (wr_en && count < FIFO_DEPTH) begin
29            mem[wr_ptr] <= data_in;
30            wr_ack <= 1;
31            wr_ptr <= wr_ptr + 1;
32        end
33        else begin
34            wr_ack <= 0;
35        end
36        if(wr_en&&count==FIFO_DEPTH)
37            overflow<=1;
38        else
39            overflow<=0;
40    end
41 end
```

BUG_4: The underflow is sequential so it must be reset to zero when reset is activate .

FIX: -

```
43  always @(posedge clk or negedge rst_n) begin//Add the underflow flag because it is sequential
44      if (!rst_n) begin
45          rd_ptr <= 0;
46          underflow<=0;//reset the underflow when rst_n is active
```



BUG_5: Handle the underflow cases in the read always block

FIX: -

```
42
43  always @(posedge clk or negedge rst_n) begin//Add the underflow flag because it is sequential
44      if (!rst_n) begin
45          rd_ptr <= 0;
46          underflow<=0;//reset the underflow when rst_n is active
47      end
48      else begin//Edit this condition and handle the underflow cases
49          if (rd_en && count != 0) begin
50              data_out <= mem[rd_ptr];
51              rd_ptr <= rd_ptr + 1;
52          end
53          if(rd_en&&count==0)    ←
54              underflow<=1;
55          else
56              underflow<=0;
57      end
58  end
```



BUG_6: Counter is not handle the case of wr_en and rd_en both are high if operation is write or read operation.

FIX: -

```
55
56  always @(posedge clk or negedge rst_n) begin
57      if (!rst_n) begin
58          count <= 0;
59      end
60      else begin//Add two cases for the count
61          if ( ({wr_en, rd_en} == 2'b10) && !full)
62              count <= count + 1;
63          else if ( ({wr_en, rd_en} == 2'b01) && !empty)
64              count <= count - 1;
65          else if ( ({wr_en, rd_en} == 2'b11) && full)//1
66              count <= count - 1;
67          else if ( ({wr_en, rd_en} == 2'b11) && empty)//2
68              count <= count + 1;
69      end
70  end
```



BUG_6: Almostfull is high when internal signal “count” is less than FIFO_DEPTH by one

FIX: -

```
assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //fix the condition of this flag
assign almostempty = (count == 1)? 1 : 0;
```


QuestaSim snippets

```


# UVM_INFO ./Codes/Test/fifo_test.sv(48) @ 0: uvm_test_top [run_phase] Reset asserted
# UVM_INFO ./Codes/Test/fifo_test.sv(51) @ 2: uvm_test_top [run_phase] Write only sequence Started
# UVM_INFO ./Codes/Test/fifo_test.sv(54) @ 22: uvm_test_top [run_phase] Read only sequence Started
# UVM_INFO ./Codes/Test/fifo_test.sv(57) @ 42: uvm_test_top [run_phase] Write Read sequence Started
# UVM_INFO ./Codes/Test/fifo_test.sv(60) @ 2042: uvm_test_top [run_phase] Write Read Always sequence Started
# UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 2062: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ./Codes/Test/Enviroment/Scoreboard/fifo_scoreboard_pkg.sv(125) @ 2062: uvm_test_top.env.sv [report_phase] Total successful output: 1031
# UVM_INFO ./Codes/Test/Enviroment/Scoreboard/fifo_scoreboard_pkg.sv(126) @ 2062: uvm_test_top.env.sv [report_phase] Total faild output: 0
# UVM_INFO ./Codes/Test/Enviroment/Scoreboard/fifo_scoreboard_pkg.sv(127) @ 2062: uvm_test_top.env.sv [report_phase] Total successful flags: 1031
# UVM_INFO ./Codes/Test/Enviroment/Scoreboard/fifo_scoreboard_pkg.sv(128) @ 2062: uvm_test_top.env.sv [report_phase] Total faild flags: 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 14
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 4
# [run_phase] 6

```

I. Activate reset: To reset all input signals at the start of the simulation



2. Write only: Write 10 iterations to make the FIFO full



3. Read only: Read 10 iterations to make the FIFO empty



4. Write Read seq: Randomize all inputs 1000 iteration to check the functionality of the design



5. Write Read always: Activate the Write and read sequences for 10 iterations



Sequential Domain Coverage report

Name	Language	Enabled	Log	Count	Atleast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
▲ /top/DUT/SVA/overflow_coverage	SVA	✓	Off	214	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/underflow_coverage	SVA	✓	Off	21	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/vir_ack_coverage	SVA	✓	Off	462	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/overflow_inac_coverage	SVA	✓	Off	732	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/underflow_inac_coverage	SVA	✓	Off	925	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/full_coverage	SVA	✓	Off	484	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/almostfull_coverage	SVA	✓	Off	310	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/empty_coverage	SVA	✓	Off	203	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/almostempty_coverage	SVA	✓	Off	116	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/full_inac_coverage	SVA	✓	Off	72	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/almostfull_inac_coverage	SVA	✓	Off	721	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/empty_inac_coverage	SVA	✓	Off	828	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/almostempty_inac_coverage	SVA	✓	Off	915	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/vir_ptr_coverage	SVA	✓	Off	959	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/rd_ptr_coverage	SVA	✓	Off	462	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/count_vr_coverage	SVA	✓	Off	255	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/count_rd_coverage	SVA	✓	Off	333	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/count_vr_rd_coverage	SVA	✓	Off	84	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/countfull_vr_rd_coverage	SVA	✓	Off	114	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/counterptr_vr_rd_coverage	SVA	✓	Off	57	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/counterptr_rd_rd_coverage	SVA	✓	Off	15	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/rst_overflow_coverage	SVA	✓	Off	42	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/rst_underflow_coverage	SVA	✓	Off	42	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/rst_vr_rd_coverage	SVA	✓	Off	42	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/rst_rd_rd_coverage	SVA	✓	Off	42	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/rst_rd_rd_rd_coverage	SVA	✓	Off	42	1	Unlimit...	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/SVA/full_inac_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk)(count=8)...	✓
▲ /top/DUT/SVA/rst_rd_assert	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(rd_pr==0)	✓
▲ /#ff_sequence_pkg::Write_only::body:#ublk#40571367#4#immed_48	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(randomize(...))	✓
▲ /#ff_sequence_pkg::Read_only::body:#ublk#40571367#64#immed_69	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(randomize(...))	✓
▲ /#ff_sequence_pkg::Write::Read::body:#ublk#40571367#85#immed_92	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(randomize(...))	✓
▲ /#ff_sequence_pkg::Write_Ready::body:#ublk#40571367#108#immed_...	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(randomize(...))	✓
▲ /top/DUT/SVA/overflow_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/underflow_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/vir_ack_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/underflow_inac_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/almostfull_inac_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/full_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/almostfull_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/empty_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/almostempty_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/st_count_assert	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(count==0)	✓
▲ /top/DUT/SVA/vir_ack_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk)(count=7)...	✓
▲ /top/DUT/SVA/empty_inac_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk)(count==0)...	✓
▲ /top/DUT/SVA/almostempty_inac_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk)(count==1)...	✓
▲ /top/DUT/SVA/vir_ptr_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/rd_ptr_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/count_vr_rd_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/countfull_vr_rd_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/counterptr_vr_rd_assertion	Concurrent	SVA	on	0	1	-	08	08	0	0 ns	0	off	assert(@posedge clk) disable iff (...)	✓
▲ /top/DUT/SVA/rst_overflow_assert	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(~overflow)	✓
▲ /top/DUT/SVA/rst_underflow_assert	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(~underflow)	✓
▲ /top/DUT/SVA/rst_vr_rd_assert	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(vir_ack)	✓
▲ /top/DUT/SVA/rst_rd_rd_assert	Immediate	SVA	on	0	1	-	-	-	-	-	0	off	assert(vir_ptr==0)	✓

Coverage groups

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment	
/fifo_coverage_pkg/fifo_coverage		100.00%								
TxPE covcode		100.00%	100	100.00...	✓					auto(1)
+CVP covcode::rst_n_p		100.00%	100	100.00...	✓					
+CVP covcode::wr_en_p		100.00%	100	100.00...	✓					
+CVP covcode::rd_en_p		100.00%	100	100.00...	✓					
+CVP covcode::wr_ack_p		100.00%	100	100.00...	✓					
+CVP covcode::overflow_p		100.00%	100	100.00...	✓					
+CVP covcode::full_p		100.00%	100	100.00...	✓					
+CVP covcode::empty_p		100.00%	100	100.00...	✓					
+CVP covcode::almostfull_p		100.00%	100	100.00...	✓					
+CVP covcode::almostempty_p		100.00%	100	100.00...	✓					
+CVP covcode::underflow_p		100.00%	100	100.00...	✓					
+CROSS covcode::#cross_0#		100.00%	100	100.00...	✓					
+CROSS covcode::#cross_1#		100.00%	100	100.00...	✓					
+CROSS covcode::#cross_2#		100.00%	100	100.00...	✓					
+CROSS covcode::#cross_3#		100.00%	100	100.00...	✓					
+CROSS covcode::#cross_4#		100.00%	100	100.00...	✓					
+CROSS covcode::#cross_5#		100.00%	100	100.00...	✓					
+CROSS covcode::#cross_6#		100.00%	100	100.00...	✓					

	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
- CVP covcode::rst_n_p		100.00%	100	100.00...		✓			
- bin rst_n[0]		43	1	100.00...		✓			
- bin rst_n[1]		988	1	100.00...		✓			
- CVP covcode::wr_en_p		100.00%	100	100.00...		✓			
- bin wr_en[0]		295	1	100.00...		✓			
- bin wr_en[1]		736	1	100.00...		✓			
- CVP covcode::rd_en_p		100.00%	100	100.00...		✓			
- bin rd_en[0]		737	1	100.00...		✓			
- bin rd_en[1]		294	1	100.00...		✓			
- CVP covcode::wr_ack_p		100.00%	100	100.00...		✓			
- bin wr_ack[0]		546	1	100.00...		✓			
- bin wr_ack[1]		485	1	100.00...		✓			
- CVP covcode::overflow_p		100.00%	100	100.00...		✓			
- bin overflow[0]		807	1	100.00...		✓			
- bin overflow[1]		224	1	100.00...		✓			
- CVP covcode::full_p		100.00%	100	100.00...		✓			
- bin full[0]		708	1	100.00...		✓			
- bin full[1]		323	1	100.00...		✓			
- CVP covcode::empty_p		100.00%	100	100.00...		✓			
- bin empty[0]		955	1	100.00...		✓			
- bin empty[1]		76	1	100.00...		✓			
- CVP covcode::almostfull_p		100.00%	100	100.00...		✓			
- bin almostfull[0]		820	1	100.00...		✓			
- bin almostfull[1]		211	1	100.00...		✓			
- CVP covcode::almostempty_p		100.00%	100	100.00...		✓			
- bin almostempty[0]		954	1	100.00...		✓			
- bin almostempty[1]		77	1	100.00...		✓			
- CVP covcode::underflow_p		100.00%	100	100.00...		✓			
- bin underflow[0]		1009	1	100.00...		✓			
- bin underflow[1]		22	1	100.00...		✓			
- CROSS covcode::#cross_0#		100.00%	100	100.00...		✓			
- bin <wr_en[1],rd_en[1],wr_ac...		137	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],wr_ac...		348	1	100.00...		✓			
- bin <wr_en[1],rd_en[1],wr_ac...		65	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],wr_ac...		92	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],wr_ac...		186	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],wr_ac...		203	1	100.00...		✓			
- illegal_bin wr_dis_ack_en		0	-	-		✓			
- CROSS covcode::#cross_1#		100.00%	100	100.00...		✓			
- bin <wr_en[1],rd_en[1],overfl...		61	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],overfl...		163	1	100.00...		✓			
- bin <wr_en[1],rd_en[1],overfl...		141	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],overfl...		92	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],overfl...		371	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],overfl...		203	1	100.00...		✓			
- illegal_bin wr_dis_over_en		0	-	-		✓			
- CROSS covcode::#cross_2#		100.00%	100	100.00...		✓			
- bin <wr_en[1],rd_en[1],full[0]...		202	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],full[0]...		92	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],full[1]...		264	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],full[0]...		270	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],full[1]...		59	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],full[0]...		144	1	100.00...		✓			
- illegal_bin wr_full_en		0	-	-		✓			
- CROSS covcode::#cross_3#		100.00%	100	100.00...		✓			
- bin <wr_en[1],rd_en[1],empty...		4	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],empty...		18	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],empty...		23	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],empty...		31	1	100.00...		✓			
- bin <wr_en[1],rd_en[1],empty...		198	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],empty...		74	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],empty...		511	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],empty...		172	1	100.00...		✓			
- CROSS covcode::#cross_4#		100.00%	100	100.00...		✓			
- bin <wr_en[1],rd_en[1],almost...		109	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],almost...		27	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],almost...		42	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],almost...		33	1	100.00...		✓			
- bin <wr_en[1],rd_en[1],almost...		93	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],almost...		65	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],almost...		492	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],almost...		170	1	100.00...		✓			
- CROSS covcode::#cross_5#		100.00%	100	100.00...		✓			
- bin <wr_en[1],rd_en[1],almost...		24	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],almost...		6	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],almost...		35	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],almost...		12	1	100.00...		✓			
- bin <wr_en[1],rd_en[1],almost...		178	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],almost...		86	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],almost...		499	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],almost...		191	1	100.00...		✓			
- CROSS covcode::#cross_6#		100.00%	100	100.00...		✓			
- bin <wr_en[1],rd_en[1],under...		15	1	100.00...		✓			
- bin <wr_en[1],rd_en[1],under...		187	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],under...		7	1	100.00...		✓			
- bin <wr_en[0],rd_en[1],under...		85	1	100.00...		✓			
- bin <wr_en[1],rd_en[0],under...		534	1	100.00...		✓			
- bin <wr_en[0],rd_en[0],under...		203	1	100.00...		✓			
- illegal_bin rd_dis_uflo_en		0	-	-		✓			

Code Coverage

```
==== Instance: /\top#DUT
==== Design Unit: work.FIFO
=====
Branch Coverage:
  Enabled Coverage      Bins   Hits   Misses  Coverage
  -----      -----
  Branches           27     27       0  100.00%
Condition Coverage:
  Enabled Coverage      Bins   Covered   Misses  Coverage
  -----      -----
  Conditions          24     24       0  100.00%
=====
Condition Details=====
Condition Coverage for instance /\top#DUT --
Statement Coverage:
  Enabled Coverage      Bins   Hits   Misses  Coverage
  -----      -----
  Statements          27     27       0  100.00%
=====
Statement Details=====
Statement Coverage for instance /\top#DUT --
Toggle Coverage:
  Enabled Coverage      Bins   Hits   Misses  Coverage
  -----      -----
  Toggles            106    106       0  100.00%
=====
Toggle Details=====
Toggle Coverage for instance /\top#DUT --
          Node      1H->0L      0L->1H  "Coverage"
```