




U_Power Supply
Power Supply.SCHDOC




Task: ATmega_32 Kit	
Developer: Eng. F. Elsisy	Designer: Eng. F. Elsisy
Date: 29/11/2012	Time: 11:12:32 ص Sheet 1 of 11
File: Master.SCHDOC	



Task: ATmega_32 Kit	
Developer: Eng. F. Elsisy	Designer: Eng. F. Elsisy
Date: 29/11/2012	Time: 11:12:32 ص Sheet 2 of 11
File: Power Supply.SCHDOC	



Task: ATmega_32 Kit	
Developer: Eng. F. Elsisy	Designer: Eng. F. Elsisy
Date: 29/11/2012	Time: 11:12:32 ص Sheet4 of 11
File: ATmega_32.SCHDOC	






ATmega_32 Kit


Developer: *Eng. F. Elsisy* | Designer: *Eng. F. Elsisy*

Date: 29/11/2012 Time: 11:12:33 ص Sheet 6 of 11

File: LCD.SCHDOC





Task: ATmega_32 Kit	
Developer: Eng. F. Elsisy	Designer: Eng. F. Elsisy
Date: 29/11/2012	Time: 11:12:33 ص Sheet 7 of 11
File: 7-Segment.SCHDOC	



LEDs

Task: ATmega_32 Kit	
Developer: Eng. F. Elsisy	Designer: Eng. F. Elsisy
Date: 29/11/2012	Time: 11:12:33 ص Sheet 8 of 11
File: LEDs,SCHDOC	





Task: ATmega_32 Kit	
Developer: Eng. F. Elsisy	Designer: Eng. F. Elsisy
Date: 29/11/2012	Time: 11:12:33 ص Sheet 10 of 11
File: H-Bridge.SCHDOC	

1

2

3

4

A

A

B



B

C

C

D

D



Task: ATmega_32 Kit	
Developer: Eng. F. Elsisy	Designer: Eng. F. Elsisy
Date: 29/11/2012	Time: 11:12:33 ص Sheet 11 of 11
File: VRES and Buzer.SCHDOC	

1

2

3

4