
## **Milestone 2:**

In this milestone you have to design MIPS CPU Using <u>VHDL</u>. Your proposed CPU should be able to perform certain instructions. These instructions are <u>R-type</u> instructions and they only include <u>AND</u>, <u>OR</u>, <u>ADD</u>, <u>SUB</u>, <u>SLT</u> and <u>finally NOR</u> instructions.

You should use "register file" and "32bit ALU" that you have already implemented in milestone1. The main goal of this milestone is to connect the implemented modules in pervious milestone. An instruction memory module will be given to you. This given module contains some R-type instructions you should connect it to your CPU in such a way that your CPU performs them sequentially. You may refer to lab7.

The following diagram may help to understand the required design



Your implemented module should be named as <u>MainModule</u>. Its entity should be as following:

**START**: IN STD\_LOGIC;

**CLK**: IN STD\_LOGIC;

RegFileOut1: OUT STD LOGIC VECTOR(31 downto 0);

RegFileOut2: OUT STD\_LOGIC\_VECTOR(31 downto 0);

**ALUOut**: OUT STD\_LOGIC\_VECTOR(31 downto 0);

## Note:

Please check the attached test cases before submission

## **Delivery method:**

Same method as in milestone1

- o A dropbox folder named "Group#" will be shared with each team. o Inside the shared folder, create new folder called "Milestone2".
- Milestone2 folder should include one zip files that includes the main modules and its dependencies (package, InstMem, mux, decoder, and so on ...)

## **Deadline:**

Friday, 22<sup>th</sup> April 2016 23:59:59

**Good Luck!**