

“Digital IC Design Diploma”

RST_SYNC Assignment

Under supervision of:

Eng. Ali Eltemsah

Submitted by

Member	group
Abdallag Mohamed Salah	13

1. Introduction

This report documents the testing of the RST_SYNC module with 2 stages FF. It includes test cases, results, and observations.

2. Test Cases

Description: only one test case when async reset asserted the sync reset asserted simultaneously but de-asserted after asyn reset by at least 2 cycle.

Status: Pass

