Project (1)

Spartan6 - DSP48A1

Abdullah Mohammed Ahmed Mahmoud Under the Supervision Eng. Kareem Wassem

August 2024

RTL Code For the Design and Mux

Mux Code

```
module reg_mux(rst, clk, ce, sel, in, out_mux);
      parameter reg_size = 18;
       parameter RST_TYPE = "SYNC";
       input rst, clk, ce, sel;
4
       input [reg_size-1:0] in;
5
      output wire [reg_size-1:0] out_mux;
6
      reg [reg_size-1:0] out_ff;
9
      generate
           if (RST_TYPE == "SYNC") begin
10
               always @(posedge clk) begin
                   if (rst)
                       out_ff <= {reg_size{1'b0}};
                   else if (ce)
14
                       out_ff <= in;
15
16
               end
17
          end else begin
               always @(posedge clk or posedge rst) begin
18
19
                       out_ff <= {reg_size{1'b0}};
20
                   else if (ce)
21
22
                      out_ff <= in;
               end
23
24
           end
25
       endgenerate
26
       assign out_mux = (sel) ? out_ff : in;
27
28 endmodule
```

Design Code

```
nodule firstDSP(A, B, C, D, CARRYIN, clk, opmode, BCIN,
      CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP,
2
3
      RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
      BCOUT, PCIN, PCOUT, M, P, CARRYOUT, CARRYOUTF);
4
      parameter AOREG = 0;
      parameter A1REG = 1;
7
      parameter BOREG = 0;
      parameter B1REG = 1;
9
      parameter CREG = 1;
10
      parameter DREG = 1;
11
      parameter MREG = 1;
12
      parameter PREG = 1;
13
      parameter CARRYINREG = 1;
14
      parameter CARRYOUTREG = 1;
15
16
      parameter OPMODEREG = 1;
      parameter CARRYINSEL = "OPMODE5";
17
      parameter B_INPUT = "DIRECT";
18
      parameter RSTTYPE = "SYNC";
19
20
      input clk, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
21
       input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP, CARRYIN;
22
       input [7:0] opmode;
23
       input [17:0] A, B, D, BCIN;
24
25
       input [47:0] C, PCIN;
       output CARRYOUT, CARRYOUTF;
26
       output [17:0] BCOUT;
27
       output [35:0] M;
28
      output [47:0] P, PCOUT;
29
30
wire CYI, CIN, carryout_postsum;
```

```
wire [7:0] opmode_mux;
32
33
       wire [17:0] AO, A1, BO, B1, D_mux, B_mux, PRE_SUM, BO_mux;
       wire [35:0] prod;
34
       wire [47:0] C_mux, conc_signal, post_sum;
35
       reg [47:0] X_mux, Z_mux;
36
37
       assign CYI = (CARRYINSEL == "OPMODE5") ? opmode_mux[5] : (CARRYINSEL == "CARRYIN") ?
38
       CARRYIN : O:
       assign B_mux = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE") ? BCIN : 0;
39
       assign PRE_SUM = (opmode_mux[6]) ? D_mux - B0 : D_mux + B0;
40
       assign B0_mux = (opmode_mux[4]) ? PRE_SUM : B0;
41
       assign conc_signal = {D_mux[11:0], A1, B1};
42
       assign prod = A1 * B1;
43
44
       assign BCOUT = B1;
       assign {carryout_postsum, post_sum} = (opmode_mux[7]) ? (Z_mux - (X_mux + CIN)) : (
45
      Z_mux + X_mux + CIN);
       assign CARRYOUTF = CARRYOUT;
46
47
      assign PCOUT = P;
48
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) AO_REG (RSTA, clk, CEA, AOREG, A, AO);
49
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) A1_REG (RSTA, clk, CEA, A1REG, A0, A1);
50
       reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) BO_REG (RSTB, clk, CEB, AOREG, B_mux,
51
      BO):
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) B1_REG (RSTB, clk, CEB, A1REG, B0_mux,
      B1);
       reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) D_REG (RSTD, clk, CED, DREG, D, D_mux);
      reg_mux #(.reg_size(48), .RST_TYPE(RSTTYPE)) C_REG (RSTC, clk, CEC, CREG, C, C_mux);
54
       reg_mux #(.reg_size(8), .RST_TYPE(RSTTYPE)) OPMODE_REG (RSTOPMODE, clk, CEOPMODE,
       OPMODEREG, opmode, opmode_mux);
      reg_mux #(.reg_size(36), .RST_TYPE(RSTTYPE)) M_REG (RSTM, clk, CEM, MREG, prod, M);
56
57
       reg_mux #(.reg_size(1), .RST_TYPE(RSTTYPE)) CARRYIN_REG (RSTCARRYIN, clk, CECARRYIN,
       CARRYINREG, CYI, CIN);
      reg_mux #(.reg_size(1), .RST_TYPE(RSTTYPE)) CARRYOUT_REG (RSTCARRYOUT, clk,
CECARRYOUT, CARRYOUTREG, carryout_postsum, CARRYOUT);
      reg_mux #(.reg_size(48), .RST_TYPE(RSTTYPE)) P_REG (RSTP, clk, CEP, PREG, post_sum,
59
      P);
60
61
       always @(*) begin
           case ({opmode_mux[1], opmode_mux[0]})
62
               2'b00: X_mux = 0;
63
64
               2'b01: X_mux = M;
               2'b10: X mux = PCOUT;
65
               2'b11: X_mux = conc_signal;
66
67
           endcase
68
69
       always @(*) begin
70
71
           case ({opmode_mux[3], opmode_mux[2]})
               2'b00: Z_mux = 0;
               2'b01: Z_mux = PCIN;
73
               2'b10: Z_mux = P;
74
75
               2'b11: Z_mux = C_mux;
76
           endcase
      end
78 endmodule
```

TestBench

```
module firstDSP_tb();
reg clk, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
reg RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP, CARRYIN;
reg [7:0] opmode;
reg [17:0] A, B, D, BCIN;
```

```
6
      reg [47:0] C, PCIN;
      wire CARRYOUT, CARRYOUTF, CARRYOUT_2, CARRYOUTF_2;
      wire [17:0] BCOUT, BCOUT_2;
8
       wire [35:0] M, M2;
9
      wire [47:0] P, P_2, PCOUT, PCOUT_2;
       // Instantiate the first DUT with default parameters
12
      firstDSP dut (
14
           .A(A), .B(B), .C(C), .D(D), .CARRYIN(CARRYIN), .clk(clk), .opmode(opmode), .BCIN
       (BCIN),
           .CEA(CEA), .CEB(CEB), .CEC(CEC), .CECARRYIN(CECARRYIN), .CED(CED), .CEM(CEM), .
      CEOPMODE(CEOPMODE), .CEP(CEP),
           .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTCARRYIN(RSTCARRYIN), .RSTD(RSTD), .
16
       RSTM(RSTM), .RSTOPMODE(RSTOPMODE), .RSTP(RSTP),
           .BCOUT(BCOUT), .PCIN(PCIN), .PCOUT(PCOUT), .M(M), .P(P), .CARRYOUT(CARRYOUT), .
      CARRYOUTF (CARRYOUTF)
18
      );
19
       // Instantiate the second DUT with modified parameters
20
      firstDSP #(
21
           .CARRYINSEL("CARRYIN"), .B_INPUT("CASCADE"), .RSTTYPE("ASYNC")
      ) dut_2 (
23
           .A(A), .B(B), .C(C), .D(D), .CARRYIN(CARRYIN), .clk(clk), .opmode(opmode), .BCIN
24
       (BCIN),
           .CEA(CEA), .CEB(CEB), .CEC(CEC), .CECARRYIN(CECARRYIN), .CED(CED), .CEM(CEM), .
25
      CEOPMODE (CEOPMODE), .CEP(CEP),
           .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTCARRYIN(RSTCARRYIN), .RSTD(RSTD), .
26
      RSTM(RSTM), .RSTOPMODE(RSTOPMODE), .RSTP(RSTP), .BCOUT(BCOUT_2), .PCIN(PCIN), .PCOUT(PCOUT_2), .M(M2), .P(P_2), .CARRYOUT(
27
      CARRYOUT_2), .CARRYOUTF(CARRYOUTF_2)
28
29
       // Clock generation
30
       initial begin
31
          clk = 1;
32
           forever #2 clk = ~clk;
33
34
35
      integer i;
36
37
38
      // Initial block for reset and testing
       initial begin
39
           // Apply reset
40
           RSTA = 1; RSTB = 1; RSTC = 1; RSTCARRYIN = 1;
41
42
           RSTD = 1; RSTM = 1; RSTOPMODE = 1; RSTP = 1;
           for (i = 0; i < 10; i = i + 1) begin
43
               @(negedge clk);
44
               A = $random; B = $random; C = $random; D = $random; BCIN = $random; PCIN =
45
      $random; opmode = $random;
               CARRYIN = $random; CEA = $random; CEB = $random; CEC = $random; CECARRYIN =
46
      $random;
               CED = $random; CEM = $random; CEP = $random; CEOPMODE = $random;
47
48
               // Testing internal synchronous reset
49
               if (dut.B1 != 0 || dut.A1 != 0 || dut.D_mux != 0 || dut.C_mux != 0 ||
50
                   dut.opmode_mux != 0 || dut.M != 0 || dut.CIN != 0 || dut.CARRYOUT != 0
       || dut.P != 0) begin
                   $display("Error in SYNCH RESET functionality");
                   $stop;
53
54
               // Testing internal asynchronous reset
55
               if (dut_2.B1 != 0 || dut_2.A1 != 0 || dut_2.D_mux != 0 || dut_2.C_mux != 0
       II
                   dut_2.opmode_mux != 0 || dut_2.M != 0 || dut_2.CIN != 0 || dut_2.
      CARRYOUT != 0 || dut_2.P != 0) begin
```

```
58
                    $display("Error in ASYNCH RESET functionality");
59
               end
60
           end
61
           $display("RESET TEST PASSED");
62
63
           // Deassert reset
64
           RSTA = 0; RSTB = 0; RSTC = 0; RSTCARRYIN = 0;
65
66
           RSTD = 0; RSTM = 0; RSTOPMODE = 0; RSTP = 0;
           CEA = 0; CEB = 0; CEC = 0; CECARRYIN = 0; CED = 0; CEM = 0; CEOPMODE = 0; CEP =
67
           for (i = 0; i < 10; i = i + 1) begin</pre>
68
               @(negedge clk);
69
               A = $random; B = $random; C = $random; D = $random; BCIN = $random; PCIN =
       $random; opmode = $random;
               CARRYIN = $random;
71
               #5;
72
                // Testing clock enable with synchronous reset
73
               if (dut.B1 != 0 || dut.A1 != 0 || dut.D_mux != 0 || dut.C_mux != 0 ||
74
                    dut.opmode_mux != 0 || dut.M != 0 || dut.CIN != 0 || dut.CARRYOUT != 0
75
       || dut.P != 0) begin
                    $display("Error in CLOCK ENABLE functionality");
76
77
                    $stop;
78
               // Testing clock enable with asynchronous reset
79
               if (dut_2.B1 != 0 || dut_2.A1 != 0 || dut_2.D_mux != 0 || dut_2.C_mux != 0
       \prod
                    dut_2.opmode_mux != 0 || dut_2.M != 0 || dut_2.CIN != 0 || dut_2.
81
       CARRYOUT != 0 || dut_2.P != 0) begin
                    $display("Error in CLOCK ENABLE functionality");
82
83
                    $stop;
               end
84
85
           $display("CLOCK ENABLE TEST PASSED");
86
87
           // Testing specific functional cases
88
           @(negedge clk);
89
           CEA = 1; CEB = 1; CEC = 1; CECARRYIN = 1; CED = 1; CEM = 1; CEOPMODE = 1; CEP =
90
           A = 1; B = 2; C = 3; D = 4; opmode = 8'b00111101; BCIN = 5; CARRYIN = 0;
91
92
           repeat (5) @(negedge clk);
93
94
           opmode = 8'b00000011; BCIN = 10; CARRYIN = 1;
           repeat (5) @(negedge clk);
95
           opmode = 8'b10011010; BCIN = 5; CARRYIN = 0;
97
           repeat (5) @(negedge clk);
98
99
           opmode = 8'b10100101; BCIN = 10; CARRYIN = 0; PCIN = 100;
100
           repeat (10) @(negedge clk);
101
           $stop;
104
       end
105 endmodule
```

Simulation on Questa Sim




Figure 1: A snippet of the design's testbench simulation.

Do File

```
vsim -voptargs=+acc work.firstDSP_tb
2 add wave -position insertpoint \
3 sim:/firstDSP_tb/clk \
4 sim:/firstDSP_tb/CEA \setminus
5 sim:/firstDSP_tb/CEB \
6 sim:/firstDSP_tb/CEC \
7 sim:/firstDSP_tb/CECARRYIN \
8 sim:/firstDSP_tb/CED \
9 sim:/firstDSP_tb/CEM \
10 sim:/firstDSP_tb/CEOPMODE \
sim:/firstDSP_tb/CEP \
sim:/firstDSP_tb/RSTA \
13 sim:/firstDSP_tb/RSTB \
14 sim:/firstDSP_tb/RSTC \
15 sim:/firstDSP_tb/RSTCARRYIN \
16 sim:/firstDSP_tb/RSTD \
17 sim:/firstDSP_tb/RSTM \
18 sim:/firstDSP_tb/RSTOPMODE \
_{19} sim:/firstDSP_tb/RSTP \setminus
20 sim:/firstDSP_tb/CARRYIN \
21 sim:/firstDSP_tb/opmode \
22 sim:/firstDSP_tb/A \
23 sim:/firstDSP_tb/B \
_{24} sim:/firstDSP_tb/D \
25 sim:/firstDSP_tb/BCIN
26 sim:/firstDSP_tb/C \
27 sim:/firstDSP tb/PCIN \
28 sim:/firstDSP_tb/CARRYOUT \
29 sim:/firstDSP_tb/CARRYOUTF \
```

```
sim:/firstDSP_tb/CARRYOUT_2 \
sim:/firstDSP_tb/CARRYOUTF_2 \
sim:/firstDSP_tb/BCOUT \
sim:/firstDSP_tb/BCOUT_2 \
sim:/firstDSP_tb/M \
sim:/firstDSP_tb/M2 \
sim:/firstDSP_tb/M2 \
sim:/firstDSP_tb/P_2 \
sim:/firstDSP_tb/P_2 \
sim:/firstDSP_tb/PCOUT \
sim:/firstDSP_tb/PCOUT_2 \
sim:/firstDSP_tb/PCOUT_2 \
sim:/firstDSP_tb/P
```

Vivado Simulation and Synthesis for the DSP

I have added a constraint file with the following:

```
# Define a clock with a period of 10 ns (100 MHz) on pin W5
create_clock -period 10.0 [get_ports clk]

# Set the pin location and I/O standard for the clock
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
```

Then, I clicked on the run synthesis and also did a report timing summary for the design, here are the results:




Figure 2: The Schematic of the design with the report timing summary.




Figure 3: Inside the design of the opmode.



Figure 4: The messages bar shows no critical errors.



Figure 5: The Utilization and Timing Before Implementation.




Figure 6: The DSP48A1




Figure 7: The Implementation Design after running it.




Figure 8: The Elaborated Design