

Project (2)

SPI Slave with Single Port RAM

Abdullah Mohammed Ahmed Mahmoud

Supervising:

Eng. Kareem Wassem

August 2024

RAM Code

```
1 module RAM #(
2     parameter MEM_DEPTH = 256,
3     parameter ADDR_SIZE = 8
4 )(
5     input  clk, rst_n,
6     input  [ADDR_SIZE+1:0] din,
7     input  rx_valid,
8
9     output reg [ADDR_SIZE-1:0] dout,
10    output reg tx_valid
11 );
12    reg [ADDR_SIZE-1:0] w_addr, r_addr;
13    reg [ADDR_SIZE-1:0] ram [MEM_DEPTH-1:0];
14
15    always @(posedge clk or negedge rst_n) begin
16        if (~rst_n) begin
17            dout <= 0;
18            tx_valid <= 0;
19
20            end
21
22        else begin
23            if (rx_valid) begin
24                case (din[9:8])
25                    2'b00: begin
26                        w_addr <= din[7:0];
27                        tx_valid <= 0;
28                    end
29                    2'b01: begin
30                        ram[w_addr] <= din[7:0];
31                        tx_valid <= 0;
32                    end
33                    2'b10: begin
34                        r_addr <= din[7:0];
35                        tx_valid = 0;
36                    end
37                    2'b11: begin
38                        dout <= ram[r_addr];
39                        tx_valid = 1;
40                    end
41                endcase
42            end
43        end
44    end
45 endmodule
```

SPI Code

```
1 module SPI (
2     input  clk, rst_n,
3     input  MOSI, SS_n,
4     input  tx_valid,
5     input  [7:0] tx_data,
6
7     output reg MISO,
8     output reg rx_valid,
9     output reg [9:0] rx_data
10 );
11    parameter IDLE = 3'b000;
```

```

12 parameter CHK_CMD = 3'b001;
13 parameter WRITE = 3'b010;
14 parameter READ_ADD = 3'b011;
15 parameter READ_DATA = 3'b100;
16
17 reg read_trans;
18 reg [4:0] cs, ns;
19
20 always @(*) begin
21     case (cs)
22         IDLE:
23             if (SS_n)
24                 ns = IDLE;
25             else
26                 ns = CHK_CMD;
27         CHK_CMD:
28             if (SS_n)
29                 ns = IDLE;
30             else if (~SS_n && ~MOSI)
31                 ns = WRITE;
32             else if (~SS_n && MOSI && ~read_trans)
33                 ns = READ_ADD;
34             else
35                 ns = READ_DATA;
36         WRITE:
37             if (~SS_n)
38                 ns = WRITE;
39             else
40                 ns = IDLE;
41         READ_ADD:
42             if (~SS_n)
43                 ns = READ_ADD;
44             else
45                 ns = IDLE;
46         READ_DATA:
47             if (~SS_n)
48                 ns = READ_DATA;
49             else
50                 ns = IDLE;
51         default: ns = IDLE;
52     endcase
53 end
54
55
56 always @(posedge clk) begin
57     if (~rst_n) begin
58         cs <= IDLE;
59     end else
60         cs <= ns;
61 end
62
63 reg [4:0] counter;
64 always @(posedge clk) begin
65     if (~rst_n) begin
66         counter <= 0;
67         rx_data <= 0;
68         MISO <= 0;
69         rx_valid <= 0;
70         read_trans = 0;
71     end
72     else if (cs != IDLE && cs != CHK_CMD) begin
73         if(cs == READ_ADD)
74             read_trans = 1;
75         else if(cs == READ_DATA)
76             read_trans = 0;

```

```

77
78         if (counter<=9)
79             rx_data = {MOSI, rx_data[9:1]};
80
81         if (counter == 9)
82             rx_valid = 1;
83         else if (counter == 11 || counter == 0)
84             rx_valid <= 0;
85
86         if (tx_valid) begin
87             if (counter==11) MISO <= tx_data[0];
88             else if (counter==12) MISO <= tx_data[1];
89             else if (counter==13) MISO <= tx_data[2];
90             else if (counter==14) MISO <= tx_data[3];
91             else if (counter==15) MISO <= tx_data[4];
92             else if (counter==16) MISO <= tx_data[5];
93             else if (counter==17) MISO <= tx_data[6];
94             else if (counter==18) MISO <= tx_data[7];
95         end
96
97         counter <= counter + 1;
98     end else counter = 0;
99 end
100 endmodule

```

Wrapper Code (Instantiating)

```

1  module FullDesign (
2      input  clk, rst_n,
3      input  MOSI, SS_n,
4      output MISO
5  );
6
7      wire tx_valid, rx_valid;
8      wire [9:0]rx_data;
9      wire [7:0]tx_data;
10
11      SPI spiBlock(
12          .clk(clk), .rst_n(rst_n),
13          .MOSI(MOSI), .SS_n(SS_n),
14          .tx_valid(tx_valid), .tx_data(tx_data),
15          .MISO(MISO),
16          .rx_valid(rx_valid), .rx_data(rx_data)
17      );
18
19      RAM #(
20          .MEM_DEPTH(256),
21          .ADDR_SIZE(8)
22      ) ramBlock (
23          .clk(clk), .rst_n(rst_n),
24          .din(rx_data),
25          .rx_valid(rx_valid),
26          .dout(tx_data),
27          .tx_valid(tx_valid)
28      );
29 endmodule

```

Wrapper TestBench

```

1  module FullDesign_tb();
2  reg clk, rst_n;
3  reg MOSI, SS_n;
4  wire MISO;
5
6  FullDesign DUT(
7      .clk(clk), .rst_n(rst_n),
8      .MOSI(MOSI), .SS_n(SS_n),
9      .MISO(MISO)
10 );
11
12 reg [9:0] temp;
13 integer i;
14
15 initial begin
16     clk = 0;
17     forever #1 clk = ~clk;
18 end
19
20 initial begin
21     rst_n = 0;
22     SS_n = 1;
23     temp = 0;
24     #10;
25     temp = 10'b0000_01010;
26     rst_n = 1;
27     #10;
28     @(negedge clk) SS_n = 0;
29     @(negedge clk) MOSI = 0;
30     for(i = 10; i > 0; i = i - 1) begin
31         @(negedge clk) MOSI = temp[i - 1];
32     end
33     @(negedge clk) SS_n = 1;
34     @(negedge clk) SS_n = 0;
35     @(negedge clk) begin
36         MOSI = 0;
37         temp = 10'b01000_01010;
38     end
39     for(i = 10; i > 0; i = i - 1) begin
40         @(negedge clk) MOSI = temp[i - 1];
41     end
42     @(negedge clk) SS_n = 1;
43     @(negedge clk) SS_n = 0;
44     @(negedge clk) begin
45         MOSI = 1;
46         temp = 10'b10000_01010;
47     end
48     for(i = 10; i > 0; i = i - 1) begin
49         @(negedge clk) MOSI = temp[i - 1];
50     end
51     @(negedge clk) SS_n = 1;
52     @(negedge clk) SS_n = 1;
53     @(negedge clk) SS_n = 0;
54     @(negedge clk) begin
55         MOSI = 1;
56         temp = 10'b11000_01010;
57     end
58     for(i = 10; i > 0; i = i - 1) begin
59         @(negedge clk) MOSI = temp[i - 1];
60     end
61     #25;
62     @(negedge clk) SS_n = 1;
63     #100;
64     $stop;
65 end

```

```

66
67     initial begin
68         $monitor("MOSI=%b, MISO=%b, SS_n=%b, clk=%b", MOSI, MISO, SS_n, clk);
69     end
70 endmodule

```

Simulation On Questa Sim




Figure 1: Simulation of the *FullDesign - tb* on Questa.

Constraint File

I used the same one we had used in the session.

```

1     ## This file is a general .xdc for the Basys3 rev B board
2     ## To use it in a project:
3     ## - uncomment the lines corresponding to used pins
4     ## - rename the used ports (in each line, after get_ports) according to the top level
      signal names in the project
5
6     ## Clock signal
7     set_property -dict { PACKAGE_PIN W5      IOSTANDARD LVCMOS33 } [get_ports clk]
8     create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
9
10
11    ## Switches
12    set_property -dict { PACKAGE_PIN V17      IOSTANDARD LVCMOS33 } [get_ports {rst_n}]
13    set_property -dict { PACKAGE_PIN V16      IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
14    set_property -dict { PACKAGE_PIN W16      IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
15    #set_property -dict { PACKAGE_PIN W17      IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
16
17
18    ## LEDs

```

```

19 set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {MISO}]
20 #set_property -dict { PACKAGE_PIN E19    IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
21
22 ## Configuration options, can be used for all designs
23 set_property CONFIG_VOLTAGE 3.3 [current_design]
24 set_property CFGBVS VCC0 [current_design]
25
26 ## SPI configuration mode options for QSPI boot, can be used for all designs
27 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
28 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
29 set_property CONFIG_MODE SPIx4 [current_design]

```

Vivado Simulation

Elaborated Design




Figure 2: The Full Design

Synthesis




Figure 3: After "Run Synthesis"

Design Timing Summary			
General Information	Setup	Hold	Pulse Width
Timer Settings			
Design Timing Summary			
Clock Summary (1)			
> Check Timing (4)			
> Intra-Clock Paths			
Inter-Clock Paths			
	Worst Negative Slack (WNS): 6.143 ns	Worst Hold Slack (WHS): 0.139 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
	Total Number of Endpoints: 4249	Total Number of Endpoints: 4249	Total Number of Endpoints: 2130
All user specified timing constraints are met.			

Figure 4: Timing Report

Implementation




Figure 5: Implementation with timing

Encoding Used

```
INFO: [Synth 8-3344] ROM 'ns' won't be mapped to block RAM because address size (1) smaller than threshold (3)
```

State	New Encoding	Previous Encoding
IDLE	00001	00000
CHK_CMD	00010	00001
WRITE	00100	00010
READ_ADD	01000	00011
READ_DATA	10000	00100

```
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'SPI'
```

Figure 6: One Hot Code Encoding is used.

Utilization Reports




Figure 7: Utilization Report of the Synthesis.




Figure 8: Utilization of the implementation.




Figure 9: Critical Path

Notes

1. The do file did not work with me so I hope this will not affect the grading for the project. I searched on Reddit, youtube, and even chatGPT but I can't find any clue to the matter.
2. I hope nothing is missing and I am terribly sorry for the late submission.
3. I truly thank you for your guidance throughout the course and I can confidently say that I have learned so much from you and I hope this knowledge will put me on the right path of Digital IC Design.