Project (2)

SPI Slave with Single Port RAM

Abdullah Mohammed Ahmed Mahmoud **Supervising:**Eng. Kareem Wassem

August 2024

RAM Code

```
1 module RAM #(
       parameter MEM_DEPTH = 256,
2
       parameter ADDR_SIZE = 8
3
4 ) (
       input clk, rst_n,
5
6
       input [ADDR_SIZE+1:0] din,
       input rx_valid,
8
       output reg [ADDR_SIZE-1:0] dout,
9
       output reg tx_valid
10
11 );
       reg [ADDR_SIZE-1:0] w_addr, r_addr;
12
       reg [ADDR_SIZE-1:0] ram [MEM_DEPTH-1:0];
13
14
always @(posedge clk or negedge rst_n) begin
           if (~rst_n) begin
               dout <= 0;
17
                tx_valid <= 0;</pre>
18
19
      end
20
21
       else begin
22
           if (rx_valid) begin
23
               case (din[9:8])
24
                    2'b00:begin
25
                        w_addr <= din[7:0];
26
                        tx_valid <=0;</pre>
27
28
                    2'b01:begin
29
                        ram[w_addr] <= din[7:0];
30
                        tx_valid <= 0;</pre>
31
32
33
                    2'b10: begin
                        r_addr <= din[7:0];
34
35
                        tx_valid = 0;
                    end
36
                    2'b11: begin
37
                        dout <= ram[r_addr];</pre>
38
                        tx_valid = 1;
39
40
                endcase
41
           end
42
43
       end
44 end
45 endmodule
```

SPI Code

```
1 module SPI (
2
       input clk, rst_n,
       input MOSI, SS_n,
3
       input tx_valid,
4
       input [7:0] tx_data,
6
       output reg MISO,
output reg rx_valid,
7
8
       output reg [9:0]rx_data
9
10 );
parameter IDLE = 3'b000;
```

```
parameter CHK_CMD = 3'b001;
12
       parameter WRITE = 3'b010;
13
       parameter READ_ADD = 3'b011;
14
15
       parameter READ_DATA = 3'b100;
16
       reg read trans;
17
18
       reg [4:0] cs, ns;
19
       always @(*) begin
20
          case (cs)
21
               IDLE:
22
                   if (SS_n)
23
                       ns = IDLE;
24
25
                     ns = CHK_CMD;
26
               CHK_CMD:
                   if (SS_n)
28
                   ns = IDLE;
else if (~SS_n && ~MOSI)
29
30
                       ns = WRITE;
31
                    else if (~SS_n && MOSI && ~read_trans)
                       ns = READ_ADD;
33
34
                   else
                       ns = READ_DATA;
35
               WRITE:
36
                   if (~SS_n)
37
                       ns = WRITE;
38
39
                      ns = IDLE;
40
41
               READ_ADD:
                   if (~SS_n)
42
                       ns = READ_ADD;
43
44
                     ns = IDLE;
45
               READ_DATA:
46
                   if (~SS_n)
47
                       ns = READ_DATA;
48
49
                   else
                       ns = IDLE;
50
               default: ns = IDLE;
51
52
           endcase
53
54
55
56
       always @(posedge clk) begin
         if (~rst_n) begin
57
58
               cs <= IDLE;
           end else
59
              cs <= ns;
60
61
62
63
       reg [4:0] counter;
       always @(posedge clk) begin
64
           if ("rst_n) begin
65
66
               counter <= 0;
               rx_data <= 0;
67
               MISO <= 0;
68
               rx_valid <= 0;
69
70
               read_trans = 0;
71
           else if (cs != IDLE && cs != CHK_CMD) begin
72
73
                    if (cs == READ_ADD)
                       read_trans = 1;
74
75
                   else if(cs == READ_DATA)
76
                      read_trans = 0;
```

```
78
                      if (counter <= 9)</pre>
                          rx_data = {MOSI, rx_data[9:1]};
79
80
                      if (counter == 9)
81
                          rx valid = 1;
82
                      else if (counter == 11 || counter == 0)
83
                          rx_valid <= 0;
84
                      if (tx_valid) begin
86
                          if (counter==11) MISO <= tx_data[0];</pre>
87
                           else if (counter==12) MISO <= tx_data[1];</pre>
88
                           else if (counter==13) MISO <= tx_data[2];</pre>
89
                           else if (counter==14) MISO <= tx_data[3];</pre>
90
                           else if (counter==15) MISO <= tx_data[4];</pre>
91
                           else if (counter==16) MISO <= tx_data[5];</pre>
                           else if (counter==17) MISO <= tx_data[6];</pre>
93
                           else if (counter==18) MISO <= tx_data[7];</pre>
94
95
96
                      counter <= counter + 1;</pre>
            end else counter = 0;
98
99
        end
100 endmodule
```

Wrapper Code (Instantiating)

```
module FullDesign (
       input clk, rst_n,
       input MOSI, SS_n,
3
      output MISO
4
5);
      wire tx_valid, rx_valid;
      wire [9:0]rx_data;
8
9
      wire [7:0] tx_data;
10
      SPI spiBlock(
12
          .clk(clk), .rst_n(rst_n),
           .MOSI(MOSI), .SS_n(SS_n),
13
14
           .tx_valid(tx_valid), .tx_data(tx_data),
           .MISO(MISO),
15
16
           .rx_valid(rx_valid), .rx_data(rx_data)
      );
17
18
19
      RAM #(
        .MEM_DEPTH(256),
20
          .ADDR_SIZE(8)
21
      ) ramBlock (
22
         .clk(clk), .rst_n(rst_n),
23
24
           .din(rx_data),
          .rx_valid(rx_valid),
25
          .dout(tx_data),
27
           .tx_valid(tx_valid)
      );
28
29 endmodule
```

Wrapper TestBench

```
module FullDesign_tb();
1
2
       reg clk, rst_n;
       reg MOSI, SS_n;
3
4
       wire MISO;
5
       FullDesign DUT(
6
           .clk(clk), .rst_n(rst_n),
           .MOSI(MOSI), .SS_n(SS_n),
8
9
           .MISO(MISO)
       );
10
11
       reg [9:0] temp;
12
       integer i;
13
14
       initial begin
15
16
           clk = 0;
           forever #1 clk = ~clk;
17
18
19
       initial begin
20
21
          rst_n = 0;
           SS_n = 1;
22
23
           temp = 0;
24
           #10;
           temp = 10'b0000_01010;
25
26
           rst_n = 1;
           #10;
27
           @(negedge clk) SS_n = 0;
28
           @(negedge clk) MOSI = 0;
29
           for(i = 10; i > 0; i = i - 1) begin
30
               @(negedge clk) MOSI = temp[i - 1];
31
32
33
           @(negedge clk) SS_n = 1;
           @(negedge clk) SS_n = 0;
34
           @(negedge clk) begin
35
               MOSI = 0;
36
               temp = 10'b01000_01010;
37
38
           for(i = 10; i > 0; i = i - 1) begin
39
               @(negedge clk) MOSI = temp[i - 1];
40
41
           @(negedge clk) SS_n = 1;
42
           @(negedge clk) SS_n = 0;
43
           @(negedge clk) begin
44
45
               MOSI = 1;
               temp = 10'b10000_01010;
46
47
           for(i = 10; i > 0; i = i - 1) begin
48
               @(negedge clk) MOSI = temp[i - 1];
49
50
           @(negedge clk) SS_n = 1;
51
52
           @(negedge clk) SS_n = 1;
           @(negedge clk) SS_n = 0;
53
           @(negedge clk) begin
54
               MOSI = 1;
55
               temp = 10'b11000_01010;
56
57
           for(i = 10; i > 0; i = i - 1) begin
58
59
               @(negedge clk) MOSI = temp[i - 1];
60
           end
           #25;
61
62
           @(negedge clk) SS_n = 1;
           #100:
63
64
           $stop;
65
      end
```

```
initial begin
smonitor("MOSI=%b, MISO=%b, SS_n=%b, clk=%b", MOSI, MISO, SS_n, clk);
end
endmodule
```

Simulation On Questa Sim




Figure 1: Simulation of the FullDesign - tb on Questa.

Constraint File

I used the same one we had used in the session.

```
## This file is a general .xdc for the Basys3 rev B board
2 ## To use it in a project:
_{\rm 3} ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get_ports) according to the top level
     signal names in the project
6 ## Clock signal
8 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
10
11 ## Switches
                                 IOSTANDARD LVCMOS33 } [get_ports {rst_n}]
set_property -dict { PACKAGE_PIN V17
13 set_property -dict { PACKAGE_PIN V16
                                  IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
14 set_property -dict { PACKAGE_PIN W16
                                 IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
17
18 ## LEDs
```

Vivado Simulation

Elaborated Design




Figure 2: The Full Design

Synthesis




Figure 3: After "Run Synthesis"




Figure 4: Timing Report

Implementation




Figure 5: Implementation with timing

Enconding Used

State	New Encoding	Previous Encoding
IDLE	00001	00000
CHK_CMD	00010	00001
WRITE	00100	00010
READ_ADD	01000	00011
READ_DATA	10000	00100
INFO: [Sunth 8-3354] encoded FSM wi	th state register 'cs reg' using en	coding 'one-bot' in module 'SPI'

Figure 6: One Hot Code Encoding is used.

Utilization Reports




Figure 7: Utilization Report of the Synthesis.




Figure 8: Utilization of the implementation.




Figure 9: Critical Path

Notes

- 1. The do file did not work with me so I hope this will not affect the grading for the project. I searched on Reddit, youtube, and even chatGPT but I can't find any clue to the matter.
- 2. I hope nothing is missing and I am terribly sorry for the late submission.
- 3. I truly thank you for your guidance throughout the course and I can confidently say that I have learned so much from you and I hope this knowledge will put me on the right path of Digital IC Design.