



William Stallings
Computer Organization
and Architecture
9th Edition



+ Chapter 3

A Top-Level View of Computer
Function and Interconnection



Basic Instruction Cycle




Figure 3.3 Basic Instruction Cycle




Fetch Cycle




- At the beginning of each instruction cycle the processor fetches an instruction from memory
- The program counter (PC) holds the address of the instruction to be fetched next
- The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence
- The fetched instruction is loaded into the instruction register (IR)
- The processor interprets the instruction and performs the required action



Action Categories





(a) Instruction format



(b) Integer format

Program Counter (PC) = Address of instruction
Instruction Register (IR) = Instruction being executed
Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from Memory
0010 = Store AC to Memory
0101 = Add to AC from Memory

(d) Partial list of opcodes

Figure 3.4 Characteristics of a Hypothetical Machine



Example of Program Execution




Figure 3.5 Example of Program Execution
(contents of memory and registers in hexadecimal)



Instruction Cycle State Diagram




Figure 3.6 Instruction Cycle State Diagram