



**Faculty of Engineering and Technology
Electrical and Computer Engineering Department**

ENCS3310– Advanced Digital Design

Project Report

Prepared by: Abdalrhman Juber

ID Number: 1211769

Instructor: Dr. Abdallatif Abuissa

Section: 1

Date: 1/19/24

Abstract

Through this project, we aim to acquire knowledge pertaining to the implementation of a microprocessor that comprises an ALU and register file which are interconnected. Our focus is on achieving data synchronization, ascertaining accurate calculation of operations and testing the microprocessor for correct output.

Table of Figures

Figure 1 : ALU	1
Figure 2 : Register file	1
Figure 3 :ALU connected with RAM.....	1
Figure4 : ALU code.....	2
Figure 5 : ALU functions	2
Figure 6 : Register file code.....	3
Figure 7 : connect alu with ram code	4
Figure 8 : Instructions	4
Figure 9 : Test Bench	5
Figure 10 : Result for first instruction.....	6
Figure 11 : Result for second instruction	6
Figure 12 : Result for third instruction.....	6
A Figure A1 : Instructions.....	8
B Figure A2 : Results	8
B Figure A2 : Results	9

Brief Introduction and Background

In this project, we shall undertake the development of a straightforward microprocessor consisting of three stages. The initial stage involves the creation of an Arithmetic Logic Unit (ALU) that incorporates various operations including addition, subtraction, maximum and minimum computation as well as fundamental bit-wise operators.




Figure 1: ALU

The second stage is to implement a register file contains an array of 32×32 that stores some data.




Figure 2: Register file

The last stage is to connect the ALU with RAM as showing in figure 3.




Figure 3:ALU connected with RAM

Design philosophy

Part One : ALU

The Arithmetic Logic Unit (ALU) executes a range of operations, including addition, subtraction, absolute value computation, negation, maximum and minimum determination, average calculation, as well as logical functions such as NOT, OR, AND and XOR. Additionally, the No-Opcode operation has been designed to enable the microprocessor to remain idle for an entire cycle. It is important to note that this ALU is implemented using combinational logic circuitry without requiring a clock signal input as shown in Figure 4.

```
25 module alu (opcode, a, b, result );
26
27     input [5:0] opcode;
28     input signed [31:0] a, b;
29     output reg [31:0] result;
30
31
32     always@(*)
33     begin
34         case(opcode)
35             6'h0 :; //Do nothing
36             6'h5 : result = a + b;
37             6'h8 : result = a - b;
38             6'hD : result = ABS(a);
39             6'h7 : result = -a;
40             6'h3 : result = max(a,b);
41             6'h6 : result = min(a,b);
42             6'hA : result = avg(a,b);
43             6'h2 : result = ~a;
44             6'hF : result = a|b;
45             6'h4 : result = a&b;
46             6'hC : result = a^b;
47         endcase
48     end
49
50
51 endmodule
```

Figure4 : ALU code

I did create the max,min and avg as functions as seen in figure 5.

```
53 function [31:0]ABS;
54 input signed [31:0] a;
55     ABS = (a > 0) ? a : -a;
56 endfunction
57
58
59 function [31:0]max;
60     input signed [31:0] a, b;
61     max = (a < b) ? b : a;
62 endfunction
63
64 function [31:0]min;
65     input signed [31:0] a, b;
66     min = (a < b) ? a : b;
67 endfunction
68
69
70 function [31:0]avg;
71     input signed [31:0] a, b;
72     avg = (a + b)/2 ;
73 endfunction
```

Figure 5: ALU functions

The register file

I stored the data under my identification number, which is 6 as depicted in Figure 6. I opted to convert the values into hexadecimal format for convenience purposes. Additionally, a register with dimensions of 32 columns and 32 rows was established to store said values. The clock mechanism has been set to activate during every rise up, subject to an additional condition stipulating that the opcode must be valid.

```
32     register[20] = 32'h11A8;
33     register[21] = 32'h3864;
34     register[22] = 32'h2F68;
35     register[23] = 32'h140E;
36     register[24] = 32'h2EB6;
37     register[25] = 32'h1E08;
38     register[26] = 32'h148A;
39     register[27] = 32'h3084;
40     register[28] = 32'hDE8;
41     register[29] = 32'h4E0;
42     register[30] = 32'h2214;
43     register[31] = 32'h0;
44     end
45
46
47     always@(posedge clk && valid_opcode == 1)
48     begin
49         out1 <= register[addr1];
50         out2 <= register[addr2];
51         register[addr3] = in;
52     end
53
54 endmodule
```

```
1 module reg_file (clk, valid_opcode, addr1, addr2, addr3, in , out1, out2);
2     input clk;
3     input valid_opcode;
4     input [4:0] addr1, addr2, addr3;
5     input signed [31:0] in;
6     output reg [31:0] out1, out2;
7     reg signed [31:0] register[31:0];
8
9
10    initial
11    begin
12        register[0] = 32'h0;
13        register[1] = 32'h1208;
14        register[2] = 32'h2D78;
15        register[3] = 32'h2BF6;
16        register[4] = 32'h1A82;
17        register[5] = 32'h1A80;
18        register[6] = 32'h3090;
19        register[7] = 32'h34EC;
20        register[8] = 32'h3496;
21        register[9] = 32'h348E;
22        register[10] = 32'h2E04;
23        register[11] = 32'h3372;
24        register[12] = 32'hBA6;
25        register[13] = 32'h1FA0;
26        register[14] = 32'h202;
27        register[15] = 32'hE10;
28        register[16] = 32'h2A76;
29        register[17] = 32'h30F0;
30        register[18] = 32'h2684;
31        register[19] = 32'h1816;
```

Figure 6: Register file code

Part Two : Connect ALU to RAM

In this section, I successfully established a connection between the ALU and RAM. Additionally, I verified the validity of the opcode by comparing it to its valid values. The results are displayed in Figure 7, where a value of 1 represents validity and a value of 0 indicates invalidity.

```
1 module mp_top (clk, instruction , result );
2   input clk;
3   input [31:0] instruction;
4   output reg [31:0] result;
5   reg signed [31:0] out1, out2;
6   reg [5:0] opcode;
7   reg valid;
8
9   assign opcode = instruction[5:0];
10  always@(opcode)
11    begin
12      case(opcode)
13        6'h0 : valid = 1; //This opcode for making a delay for 1 cycle
14        6'h5 : valid = 1;
15        6'h8 : valid = 1;
16        6'hD : valid = 1;
17        6'h7 : valid = 1;
18        6'h3 : valid = 1;
19        6'h6 : valid = 1;
20        6'hA : valid = 1;
21        6'h2 : valid = 1;
22        6'hF : valid = 1;
23        6'h4 : valid = 1;
24        6'hC : valid = 1;
25        default : valid = 0; //Non valid
26      endcase
27    end
28
29
30  alu ALU(opcode, out1, out2,result);
31  reg_file Register(clk, valid, instruction[10:6], instruction[15:11], instruction[19:15], result , out1, out2);
32
33 endmodule
```

Figure 7: connect alu with ram code

Test Bench:

- what happens on what clock cycle and why?

For each clock cycle, the instruction is introduced to the mp_top and the register file retrieves addresses that are subsequently returned as out1 and out2 to alu for opcode calculation. An additional cycle is necessary for obtaining results. To obtain a result value, I developed an instruction with no opcode which serves as a placeholder. This process is illustrated in Figure 8.

```
instruction[0] = {11'h0, 5'h0, 5'h2, 5'h1, 6'h5}; // 32'h1208 + 32'h2D78 = 32'h3F80 save it in R0
instruction[1] = {6'h0}; //Do nothing instruction
```

Figure 8: Instructions

We require two cycles to accomplish all tasks.

- How you tested it and how you interpreted the results of your tests?

I have composed 27 instructions, half of which do not contain an opcode instruction as illustrated in figure 9. I have calculated the anticipated value for each individual instruction and after a duration of 40 nanoseconds, I will compare the outcome with the projected result. The reasoning behind this time frame is that each cycle requires 20 nanoseconds to complete and we require two cycles to obtain the actual outcome, hence necessitating two cycles for comparison purposes. The results are documented in appendix A.

```

25 module TestBench;
26     parameter n=27; //Number of instructions
27     reg clk;
28     reg [31:0] instruction[31:0];
29     wire signed [31:0] result;
30     reg [4:0] address;
31     reg [4:0] expected_address;
32     reg signed [31:0] expected_value[31:0];
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
00
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
    initial
    begin
        instruction[0] = {11'h0, 5'h0, 5'h2, 5'h1, 6'h5}; // 32'h1208 + 32'h2078 = 32'h3F80 save it in R0
        instruction[1] = {6'h0}; //Do nothing instruction
        instruction[2] = {11'h0, 5'h0, 5'h3, 5'h2, 6'h0}; // 32'h2078 - 32'h2BF6 = 32'h0182 save it in R0
        instruction[3] = {6'h0}; //Do nothing instruction
        instruction[4] = {11'h0, 5'h0, 5'h4, 5'h3, 6'h0}; // |32'h2BF6 | = 32'h2BF6 save it in R0
        instruction[5] = {6'h0}; //Do nothing instruction
        instruction[6] = {11'h0, 5'h0, 5'h5, 5'h4, 6'h7}; // - 32'h1A82 = 32'hFFFE57E save it in R0
        instruction[7] = {6'h0}; //Do nothing instruction
        instruction[8] = {11'h0, 5'h0, 5'h6, 5'h5, 6'h3}; // max(32'h1A80,32'h3090) = 32'h3090 save it in R0
        instruction[9] = {6'h0}; //Do nothing instruction
        instruction[10] = {11'h0, 5'h0, 5'h7, 5'h6, 6'h6}; // min(32'h3090,32'h34EC) = 32'h3090 save it in R0
        instruction[11] = {6'h0}; //Do nothing instruction
        instruction[12] = {11'h0, 5'h0, 5'h8, 5'h7, 6'hA}; // avg(32'h34EC,32'h3496) = 32'h34C1 save it in R0
        instruction[13] = {6'h0}; //Do nothing instruction
        instruction[14] = {11'h0, 5'h0, 5'h8, 5'h8, 6'h2}; // ~32'h3496 = 32'hFFFCB69 save it in R0
        instruction[15] = {6'h0}; //Do nothing instruction
        instruction[16] = {11'h0, 5'h0, 5'hA, 5'h9, 6'hF}; // a|b = 32'h348E | 32'h2E04 = 32'h3E8E save it in R0
        instruction[17] = {6'h0}; //Do nothing instruction
        instruction[18] = {11'h0, 5'h0, 5'h8, 5'hA, 6'h4}; // a&b = 32'h2E04 & 32'h3372 = 32'h2200 save it in R0
        instruction[19] = {6'h0}; //Do nothing instruction
        instruction[20] = {11'h0, 5'h0, 5'hC, 5'hB, 6'hC}; // a^b = 32'h3372 ^ 32'hBA6 = 32'h38D4 save it in R0
        instruction[21] = {6'h0}; //Do nothing instruction
        instruction[22] = {11'h0, 5'h0, 5'hC, 5'hB, 6'hC}; // a^b = 32'h3372 ^ 32'hBA6 = 32'h38D4 save it in R0
        instruction[23] = {6'h0}; //Do nothing instruction
        instruction[24] = {11'h0, 5'h0, 5'h6, 5'h5, 6'h5}; // 32'h1A80 + 32'h3090 = 32'h4B10 save it in R0
        instruction[25] = {6'h0}; //Do nothing instruction
        instruction[26] = {11'h0, 5'h0, 5'h7, 5'h0, 6'h8}; // 32'h34EC - 32'h34EC = 32'h1624 save it in R0
        instruction[27] = {6'h0}; //Do nothing instruction
    end
    mp_top MP_TOP(clk, instruction[address], result);

    initial
    begin
        $display("State      Address1      Address2      Address3      result      Opcode\n");
        clk = 1'b0;
        address = 5'h0;
        $display("          %2h          %2h          %2h          %5h          %5h          ",
        instruction[address][10:6], instruction[address][15:11], instruction[address][20:16], result, instruction[address][5:0]);
        repeat(n)
        begin
            #20ns address = address + 1;
            $display("          %2h          %2h          %2h          %5h          %5h          ",
            instruction[address][10:6], instruction[address][15:11], instruction[address][20:16], result, instruction[address][5:0]);
        end
    end

    initial
    begin
        expected_value[0] = 32'h3F80 ;
        expected_value[1] = 32'h0182 ;
        expected_value[2] = 32'h2BF6 ;
        expected_value[3] = 32'hFFFE57E ;
        expected_value[4] = 32'h3090 ;
        expected_value[5] = 32'h3090 ;
        expected_value[6] = 32'h34C1 ;
        expected_value[7] = 32'hFFFCB69 ;
        expected_value[8] = 32'h3E8E ;
        expected_value[9] = 32'h2200 ;
        expected_value[10] = 32'h38D4 ;
        expected_value[11] = 32'h4B10 ;
        expected_value[12] = 32'h1624 ;
        expected_value[13] = 32'h342C ;
        expected_address = -1; // Should wait 2 cycles for compare with result 2 cycles = 40 ns
        repeat(n)
        #40ns expected_address = expected_address + 1;
    end

    always #10ns clk = ~clk;

    always@(expected_address)
    begin
        if(expected_value[expected_address] == result)$display("PASS");
        if(expected_value[expected_address] != result)$display("Fail");
    end
endmodule

```

Figure 9 : Test Bench

Results :

All Instruction and results are shown in appendix A.

The first instruction is {11'h0, 5'h0, 5'h2, 5'h1, 6'h5} and it translate as (32'h1208 + 32'h2D78 = **32'h3F80** save it in R0).And the result are correct so we print PASS as shown in figure 10.

The 0 opcode instruction will store the result of the previous instruction.

```

° # KERNEL: State  Address1 Address2 Address3 result  Opcode
° # KERNEL:
° # KERNEL:      01      02      00      xxxxxxxx      05
° # KERNEL:      00      00      00      03f80      00
° # KERNEL:      02      03      00      03f80      08
° # KERNEL: PASS

```

Figure 10: Result for first instruction

For the second instruction which is value are {11'h0, 5'h0, 5'h3, 5'h2, 6'h8} and it translate as (32'h2D78 - 32'h2BF6 = **32'h0182** save it in R0).And the result are correct so we print PASS as shown in figure 11.

```

° # KERNEL:      02      03      00      03f80      08
° # KERNEL: PASS
° # KERNEL:      00      00      00      00182      00
° # KERNEL:      03      04      00      00182      0d
° # KERNEL: PASS

```

Figure 11 : Result for second instruction

Third instruction is {11'h0, 5'h0, 5'h4, 5'h3, 6'hD} and it translate as (|32'h2BF6| = 32'h**2BF6** save it in R0).And the result are correct so we print PASS as shown in figure 12.

```

° # KERNEL:      03      04      00      00182      0d
° # KERNEL: PASS
° # KERNEL:      00      00      00      02bf6      00
° # KERNEL:      04      05      00      02bf6      07
° # KERNEL: PASS

```

Figure 12 : Result for third instruction

Conclusion

Through this project, we acquired the ability to execute a microprocessor by constructing an ALU and register file, followed by developing interconnectivity between them. Additionally, We achieved synchronization by utilizing a non-opcode instruction to obtain the desired result. Subsequently, we conducted tests on each instruction and labeled them as "PASS" for accurate outcomes and "FAILL" for erroneous ones.

Appendix A

```

instruction[0] = {11'h0, 5'h0, 5'h2, 5'h1, 6'h5}; // 32'h1208 + 32'h2D78 = 32'h3F80 save it in R0
instruction[1] = {6'h0}; //Do nothing instruction
instruction[2] = {11'h0, 5'h0, 5'h3, 5'h2, 6'h8}; // 32'h2D78 - 32'h2BF6 = 32'h0182 save it in R0
instruction[3] = {6'h0}; //Do nothing instruction
instruction[4] = {11'h0, 5'h0, 5'h4, 5'h3, 6'hD}; // |32'h2BF6 | = 32'h2BF6 save it in R0
instruction[5] = {6'h0}; //Do nothing instruction
instruction[6] = {11'h0, 5'h0, 5'h5, 5'h4, 6'h7}; // - 32'h1A82 = 32'hFFFE57E save it in R0
instruction[7] = {6'h0}; //Do nothing instruction
instruction[8] = {11'h0, 5'h0, 5'h6, 5'h5, 6'h3}; // max(32'h1A80,32'h3090) = 32'h3090 save it in R0
instruction[9] = {6'h0}; //Do nothing instruction
instruction[10] = {11'h0, 5'h0, 5'h7, 5'h6, 6'h6}; // min(32'h3090,32'h34EC) = 32'h3090 save it in R0
instruction[11] = {6'h0}; //Do nothing instruction
instruction[12] = {11'h0, 5'h0, 5'h8, 5'h7, 6'hA}; // avg(32'h34EC,32'h3496) = 32'h34C1 save it in R0
instruction[13] = {6'h0}; //Do nothing instruction
instruction[14] = {11'h0, 5'h0, 5'h8, 5'h8, 6'h2}; // ~32'h3496 = 32'hFFFCB69 save it in R0
instruction[15] = {6'h0}; //Do nothing instruction
instruction[16] = {11'h0, 5'h0, 5'hA, 5'h9, 6'hF}; // a|b = 32'h348E | 32'h2E04 = 32'h3E8E save it in R0
instruction[17] = {6'h0}; //Do nothing instruction
instruction[18] = {11'h0, 5'h0, 5'hB, 5'hA, 6'h4}; // a&b = 32'h2E04 & 32'h3372 = 32'h2200 save it in R0
instruction[19] = {6'h0}; //Do nothing instruction
instruction[20] = {11'h0, 5'h0, 5'hC, 5'hB, 6'hC}; // a^b = 32'h3372 ^ 32'hBA6 = 32'h38D4 save it in R0
instruction[21] = {6'h0}; //Do nothing instruction
instruction[22] = {11'h0, 5'h0, 5'hC, 5'hB, 6'hC}; // a^b = 32'h3372 ^ 32'hBA6 = 32'h38D4 save it in R0
instruction[23] = {6'h0}; //Do nothing instruction
instruction[24] = {11'h0, 5'h0, 5'h6, 5'h5, 6'h5}; // 32'h1A80 + 32'h3090 = 32'h4B10 save it in R0
instruction[25] = {6'h0}; //Do nothing instruction
instruction[26] = {11'h0, 5'h0, 5'h7, 5'h0, 6'h8}; // 32'h34EC - 32'h34EC = 32'h1624 save it in R0
instruction[27] = {6'h0}; //Do nothing instruction

```

AFigure A1 : Instructions

#	KERNEL:	State	Address1	Address2	Address3	result	Opcode
0	KERNEL:						
1	KERNEL:		01	02	00	xxxxxxx	05
2	KERNEL:		00	00	00	03f80	00
3	KERNEL:		02	03	00	03f80	08
4	KERNEL:	PASS					
5	KERNEL:		00	00	00	00182	00
6	KERNEL:		03	04	00	00182	0d
7	KERNEL:	PASS					
8	KERNEL:		00	00	00	02bf6	00
9	KERNEL:		04	05	00	02bf6	07
10	KERNEL:	PASS					
11	KERNEL:		00	00	00	ffffe57e	00
12	KERNEL:		05	06	00	ffffe57e	03
13	KERNEL:	PASS					
14	KERNEL:		00	00	00	03090	00
15	KERNEL:		06	07	00	03090	06
16	KERNEL:	PASS					
17	KERNEL:		00	00	00	03090	00
18	KERNEL:		07	08	00	03090	0a
19	KERNEL:	PASS					

BFigure A2 : Results

◦ # KERNEL:	00	00	00	03090	00
◦ # KERNEL:	07	08	00	03090	0a
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	034c1	00
◦ # KERNEL:	08	08	00	034c1	02
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	ffffcb69	00
◦ # KERNEL:	09	0a	00	ffffcb69	0f
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	03e8e	00
◦ # KERNEL:	0a	0b	00	03e8e	04
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	02200	00
◦ # KERNEL:	0b	0c	00	02200	0c
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	038d4	00
◦ # KERNEL:	05	06	00	038d4	05
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	04b10	00
◦ # KERNEL:	00	07	00	04b10	08
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	01624	00
◦ # KERNEL:	00	19	00	01624	05
◦ # KERNEL: PASS					
◦ # KERNEL:	00	00	00	0342c	00
◦ # KERNEL: PASS					

CFigure A2 : Results