

Two-Stage Miller OTA

Mini Project





NAME: ABDALRHMAN MOHAMED ELSAYED ISMAIL

Table of Contents

1.	Part 1: OTA Specifications vs Calculated Values3
	o Design Specifications3
	Power Supply (VDD)
	 Static Gain Error
	 Common Mode Rejection Ratio (CMRR)
	Phase Margin
	 OTA Current Consumption
	 Common-Mode Input Range (CMIR)
	 Output Swing
	 Load Capacitor
	 Slew Rate
	 Buffer Closed Loop Rise Time
	Arae
	o Comparison of OTA Specs with Calculated Values
2.	Part 2: Detailed OTA Design4
	o Design Approach4
	 Gain and Stage Selection
	 Design Constraints and Considerations
	o Transistor-Level Design
	 M1-M2: Input Transistors (PMOS Input Pair)
	M3-M4: NMOS Load
	 M5: Tail Current Source
	M8:Main mirror
	M7-M6: Second Stage
	o gm/ID Methodology
	 Design Calculations and Justifications8
3.	Part 3: Open-Loop OTA Simulation
	o Schematic of OTA and Bias Circuit10
	o Hand Calculations vs Simulation Results
	DC Gain
	Bandwidth
	Gain-Bandwidth Product (GBW)
	Phase Margin
	o Plotting and Analysis 11,12,13,14,15,16,17
	 Differential Gain vs Frequency
	 CMRR vs Frequency
	VICM
4.	Part 4: Closed-Loop OTA Simulation
	o Unity Gain Buffer Configuration
	o Loop Gain and Phase Margin19,20
	o Hand Calculations vs Simulation Results
	DC Gain
	 Bandwidth
	Gain-Bandwidth Product (GBW)

	0	Slew Rate	21
	0	Settling Time	22,23
5.	Part 5	5: DC Closed Loop & AC Open-Loop OTA Simulation	23
	0	DC Operating Point (OP) Setup	24
	0	Comparison of Hand Calculations vs Simulation	25,26,27
		DC Gain	
		Bandwidth	
		Phase Margin	
	0	Common-Mode Input Range (CMIR) Analysis	27,28
	0	VICM	28,29
	0	Area	30

PART 1:OTA SPECS vs calculated

I will design ta have minimum AREA

	SPECS	CALCULATED
VDD	1.8V	1.8V
Static gain error	<= 0.05%	0.042%
CMRR@DC	>= 74dB	77.36db
Phase margin (avoid	>= 70o	70.23 deg
pole_zero doublets)		
OTA current	<= 60uA	58.56uA
consumption (without		
current source)		
CMIR_high	>= 1V	810mv
CMIR_low	<= 0.2V	92mv
Output swing	0.2 - 1.6V	0.154v - 1.645v
load	5pF	5pF
Buffer closed loop rise	<= 70ns	34.27ns
time (10% to 90%)		
Slew rate (SR)	5V/μ s	5.094 V/μ s
AREA	_	<u>38.3 P</u>

Use gm/Id methodology to design a differential input, single-ended output two-stage Miller-compensated OTA. The OTA is to be used as a buffer (unity gain feedback configuration) to probe sensitive internal signals in a complex mixed-signal design. The OTA should achieve the specs below

Use an ideal external 10uA DC current source in your test bench (not included in the OTA current consumption spec), but design your own bias circuit (current mirrors). Create a schematic and an appropriate symbol for the OTA.

PART 2: OTA Design

1) <u>Detailed design procedure and hand analysis</u>. <u>Justify why you used NMOS or PMOS input pair for each stage</u>:

First we want to get some information from our specs:

* static error $\leq 0.05\%$

$$\frac{1}{LG} \le 0.05\%$$
 , $LG \ge 2000$, $\beta = 1$ so $Avol = \ge 2000$

we will design two stage first stage will take gain A and second $\frac{A}{2}$ why?

becuase we want second stage be large to not amplify common mode gain from first

stage so
$$A*\frac{A}{2} \ge 2000$$
 so $A \ge 63.25$ and $\frac{gm*ro}{2}$ (first stage) ≥ 63.25 , gm * ro ≥ 127

as same gm*ro (second stage)>=63.25

- CMRR >= 74db CMRR>= 5011 $(gm * ro)^2 \ge 5011$, $gm ro \ge 70.8$ (we assume Rss = ro M5, 1, 2, 3, 4 same ro)
- Current consumtion <=60uA

phase margin >=70
 I will make it ciritical damped so
 I want male Cc=0.5cl=2.5pF
 And IB2=4IB1

Avoid pole and zero doplets I will put RZ to make zero

Go to infinity
$$Rz = \frac{1}{gm7}$$

- CMIR is near to gnd so we will use Pmos input pair (CMIR : 0.2v:0.8v) And because we mirror by pmos we will use second stage NMOS Vinmax = VDD - Vov5 - vgs1, Vinmin > vgs3 - vth1
- Output swing: 0.2v:1.6v

$$Vov7 < vout < VDD - Vov6$$

So Vov6,7 should be <=200m

- $SR \ge \frac{5Mv}{s}$ $\left(SR = \frac{IB1}{C1+Cc}, ignore\ C1\right)$ if we assume Cc = 0.5Cl = 2.5p so IB1 = 5*2.5 = 12.5uA to achieve phase margin IB2 = 4IB = 60uA (bigger than total consumtoion) so assume SR = 5.2, Cc = 2.3PF so IB1 = 12ua, IB2 = 48uA (total = 60uA)
- $\begin{array}{ll} \bullet & trise \leq 70n & (trisecl = 2.2\tau cl) \;\;, \;\; \frac{\mathit{Acl}}{\mathit{Wucl}} \leq 31ns \;\;\; \;, wu \geq 32.258rad \;\;\; \left(wu = \frac{\mathit{gm1}}{\mathit{cc}}\right) \\ & \frac{\mathit{gm1}, 2}{\mathit{Cc}} \geq 32.258rad \end{array}$

 $gm1, 2 \ge 75uS$, from static error wen know $gm * ro \ge 127$ so $ro \ge 1.69M$

We deduce

VDD =1.8

Iref=10ua

Cl=5pF

gm*ro (first stage)>=127 (must be $gm\ ro \ge 70.8$)

gm*ro (second stage)>=63.25

IB1+IB2<=60uA

Cc=0.5cl=2.5pF , IB2=4IB1 ,
$$Rz = \frac{1}{gm7} =$$

Pmos input pair

Vinmax = VDD - Vov5 - vgs1

Vinmin > vgs3 - vth1

 $Vov6, 7 \leq 200m$

Cc = 2.3PF, IB1 = 12ua, IB2 = 48uA

 $gm1, 2 \geq 75uS$

 $ro \ge 1.69M$

- Design M1,2 (Pmos input pair):
 VDS=VDD/3 , VSB=0, ID=6ua , gmro>=127 ,
 I will sweep on gm/id to have minimum area and avhive that vgs isnot too large to achive Vinmax.
- design M3,4 (NMOS load):

$$VDS=VDD/3$$
, $VSB=0$, $ID=6uA$, $ro = 1.32M$


(like what appear to me in M1,2)

I will sweep on gm/id to have minimum area and avhieve that vgs isnot too large to achive Vinmin

- Design M5 (tail source)
 VDS=VDD/3, VSB=0, id=12uA
 I find vgs1,2 take 825m so V* to achieve vinmax <=175m but (icrease V* decrease area so I choose this)
 Ro I find it achieve CMRR I want minimize area
- Design M6 (mirror second stage): w6=4* w5=38.2 u, L6=L5=370n
- Design M8 (main mirror): w8=(10/12) w5=7.958 u , L8=L5=370n
- Design M7 (CS second stage):

```
VDS=VDD/2 , VSB=0 , id=48uA
```

VGS= VG3,4 (to have zero offset voltage) ,gmro>65




2) A table showing W, L, gm,ID, gm/ID, vdsat, Vov = VGS - VTH, and V* = 2ID/gm of all transistors (as calculated from gm/ID curves)


	M1,2	M3,4	М5	M6	M7	М8	
W	15.99u	2u	9.55u	38.2u	10u	7.96u	
L	410n	440n	370n	370n	360n	370n	
Gm	95.52u	71.08u	135u 546.3u		514.9u	113.9u	
Gm/id	15.92	11.85	11.25	11.39	10.55	11.38	
Vdsat	100.4m	140.6m	156.1m	153.6m	153m	153.6m	
Vov	46.4m	92.7m	25.7m	122m	113.4m	122m	
V*	125.6m	168.8m	177.8m	175.6m	189.7m	175.7m	

Its initial point not exact designed


When we go to cadence we will find that some error in slewrate and phase margin we will decrease cc to improve slewrate and decrease gm1 to decrease gx and improve margin but it will affect on slewrate too , so we will increase gm2 to increase wp2 and improve margin take care increase w with same all things will make decrease vds might enter triode take care .


PART 3: Open-Loop OTA Simulation





Schematic of the OTA and bias circuit with DC node voltages clearly annotated.
 Use VICM = VDD/3.





• Is the current (and gm) in the input pair exactly equal?

Yes, because same w,l,id like two halfes branches and same vin+=vin-

• What is DC voltage at the output of the first stage? Why?

759.3m , because equal VM and I design to vgs7=vgs3,4=759.3m to have zero offset voltage

- What is DC voltage at the output of the second stage? Why?
- 1.059 ,because vdd-vds6=1.8-.741=1.059
- 1) Diff small signal ccs:
 - Set VIDAC = 1, VICMAC = 0, Use VICM = VDD/3.
- Plot diff gain (in dB) vs frequency.

Sun Aug 25 19:02:14 2024 1 gain_d . Name 70.0 gain_db 60.0 50.0 40.0 30.0 20.0 10.0 0.0 ⊕ 0.0 > -10.0 -20.0 -30.0 -40.0 -50.0 -60.0 -70.0 -80.0 -10⁵ freq (Hz) $10^{\,10}$ 10° 10¹ 10^2 10^{3} 10⁴ 10⁶ 10⁷ 10⁸ 10⁹

Test	Name	Туре	Details
miniproject1:open_loop:1	A0	expr	ymax(mag(VF("/Vout")))
miniproject1:open_loop:1	A0_db	expr	dB20(ymax(mag(VF("/Vout"))))
miniproject1:open_loop:1	BW	expr	bandwidth(VF("/Vout") 3 "low")
miniproject1:open_loop:1	fu	expr	unityGainFreq(VF("/Vout"))
miniproject1:open_loop:1	GBW	expr	(A0 * BW)

miniproject1:open_loop:1	A0	2.422k
miniproject1:open_loop:1	A0_db	67.68
miniproject1:open_loop:1	BW	2.891k
miniproject1:open_loop:1	fu	6.622M
miniproject1:open_loop:1	GBW	7M

• Compare simulation results with hand calculations in a table.

Hand analysis:

Dc gain: $(gm1, 2 * ro2 \backslash ro4) * (gm7 * ro6 \backslash ro7) = 2433$

BW: $\frac{1}{2*\pi*(ro2\backslash ro4)*(ro6\backslash ro7)*gm7*cc} = 3Khz$


GBW: gain * **Bw** = **7.3Mhz**

Fu: $fu \sim gbw = 7.3M$

	Hand analysis	simulation
Dc gain	2433	2.422K
BW	3Khz	2.891khz
GBW 7.3Mhz		7Mhz
Fu	7.3Mhz	6.622Mhz

2) CM small signal ccs:

• Plot CM gain in dB vs frequency.



• Compare simulation results with hand calculations in a table.

compare official results with many careautions in a table.						
Test	Name	Туре	Details			
miniproject1:open_loop:1	A0	expr	ymax(mag(VF("/Vout")))			
miniproject1:open_loop:1	A0_db	expr	dB20(ymax(mag(VF("/Vout"))))			
miniproject1:open_loop:1	BW	expr	bandwidth(VF("/Vout") 3 "low")			
miniproject1:open_loop:1	fu	expr	unityGainFreq(VF("/Vout"))			
miniproject1:open_loop:1	GBW	expr	(A0 * BW)			

miniproject1:open_loop:1	A0	481.6m
miniproject1:open_loop:1	A0_db	-6.346
miniproject1:open_loop:1	BW	2.891k
miniproject1:open_loop:1	fu	eval err
miniproject1:open_loop:1	GBW	1.392k

Hand analysis:


Dc gain:
$$\frac{1}{2*gm3,4*ro5}*(gm7*ro6\rdent{ro7}) = 495m$$
 , BW: $\frac{1}{2*\pi*(ro2\rdent{ro4})*(ro6\rdent{ro7})*gm7*cc} = 3Khz$

GBW: gain * Bw = 7.3Mhz , Fu: not applicable because gain < 0db

	Hand analysis	simulation
Dc gain	495m	481.6m
BW	3Khz	2.891Khz
GBW	1.486khz	1.392khz
Fu	N/A	N/A

3) CMRR:

• Plot CMRR in dB vs frequency.



1 2 1 - 1	<u> </u>	
miniproject1:open_loop:	cmrr	<u></u>
miniproject1:open_loop:	ymax(dB20((mag(getData("/vid"	74.03

• Compare simulation results with hand calculations in a table. Hand analysis:


CMRR=Avd/Avcm (we get them from requirement 1, 2) = 4915=73.83db

	Hand analysis	simulation
CMRR	73.83db	74.03db


- 2) Diff large signal ccs:
 - From the plot, what is the value of Vout at VID = 0. Compare it with the value you obtained in DC OP.

From plot Vout = 1.059 (same value obtained in DC OP)

• Plot VOUT vs VID.




• Plot the derivative of VOUT vs VID. Is the peak less than the value of Avd obtained from ac analysis? Why?



smaner step curve be more smoother and stope be more accurate it will be more near to Avd

- 4) CM large signal ccs (region vs VICM):
 - Plot "region" OP parameter vs VICM for the input pair and the tail current source.



• Find the CM input range (CMIR). Compare with hand analysis in a table.

Simulation: 30m:810m


Hand analysis:


Vicm max = VDD-Vdsat5-Vgs1,2 = 803.6m

Vicm min = Vgs3-vth1=22.3m

	Hand analysis simulation	
VICM	22.3m:803.6m	30m:810m

- Note that the drawback of this method is that the "region" parameter cannot be experimentally measured in the lab.
- 5) CM large signal ccs (GBW vs VICM):
 - Plot GBW vs VICM. Plot the results overlaid on the results of the previous method (region parameter).







 \bullet Annotate the CM input range. Calculate the input range as the range over which the GBW is within 90% of the max GBW, i.e., 10% reduction in GBW3

VICM range = 48m:827m

PART 4: Closed-Loop OTA Simulation



1) Schematic of the OTA and the bias circuit with DC OP point clearly annotated in unity gain buffer configuration.



3 If you are using NMOS input pair, body effect may cause CMIR to extend till VDD (why?). If you are using PMOS input pair, body effect may cause CMIR to extend till GND (why?).

Because in Nmos vinmax=Vth+VDD-Vgsload, Pmos vinmax=VDD-Vovtail-Vgsinput


- Use VICM = VDD/3.
- \bullet Are the DC voltages at the input terminals of the op-amp exactly equal? Why? Vin+=600m , vin-=602m the feed back want vin+=vin- but it will happen if open loop gain infinity
- Is the DC voltage at the output of the first stage exactly equal to the value in the open-loop simulation? Why?

Because it now vin+ not equal vin- so circuit isnot symmetric so vout will not follow VM and I force vout with initial value not like part 3

• Is the current (and gm) in the input pair exactly equal? Why? Not equal because vin+ and vin- not exactly equal so there is some variation in id and gm

2) Loop gain:

• Plot loop gain in dB and phase vs frequency.



• Compare DC gain, fu, and GBW with those obtained from open-loop simulation. Comment

miniproject1:closed_loop:1	A0	2.351k
miniproject1:closed_loop:1	A0_db	67.42
miniproject1:closed_loop:1	BW	2.975k
miniproject1:closed_loop:1	fu	6.635M
miniproject1:closed_loop:1	GBW	6.993M

	From loop gain	From open loop
Dc gain	2.351k	2.422K
BW	2.975Khz	2.891khz
GBW	6.993Mhz	7Mhz
Fu	6.635Mhz	6.622Mhz

They are almost the same because LG=Avol * β (β = 1)=Avol

• Report PM. Compare with hand calculations. Comment.

miniproject1:closed_loop:1 phase margin expr getData("/phaseMargin" ?result "stb_margin")

miniproject1:closed_loop:1 phase margin 70.23

Hand analysis:

Wp2 = gm2/cl = 112.46Mrad

Gx= gm1/Cc = 45.97Mrad

PM=90-tan⁻¹
$$\left(\frac{Gx}{wp2}\right)$$
 = 67.75

	Hand analysis	simulation
Phase margin	67.75 deg	70.23 deg

Of course hand analysis not accurate because we ignore parasitic of M6,7 will affect in wp2

• Compare simulation results with hand calculations in a table.

Hand analysis:

Dc gain:
$$(gm1, 2*ro2 \ vo4)* (gm7*ro6 \ vo7) = 2.367k$$

BW: $\frac{1}{2*\pi*(ro2 \ vo4)*(ro6 \ vo7)*gm7*cc} = 3Khz$


GBW: gain * Bw = 7.1Mhz , Fu: fu~gbw=7.1Mhz

Wp2 = gm2/cl = 112.46Mrad , Gx= gm1/Cc = 45.97Mrad , PM=90-tan⁻¹ $\left(\frac{Gx}{wp2}\right) = 67.75$


	Hand analysis	simulation	
Phase margin	67.75 deg	70.23 deg	
Dc gain	2.367k	2.351k	
BW	3Khz	2.975Khz	
GBW	7.1Mhz	6.993Mhz	
Fu	7.1Mhz	6.635Mhz	

3) Slew rate:

- Apply a step input with the following parameters (delay = 1us, initial value = CMIR-low + 50mV, final value = CMIR-high 50mV, rise time = 1ns, period = 1s, width = 1s). Note that we want a single step input, which is why we selected very large period and width for the pulse.
- Run transient analysis (stop = 5us and step = 0.1ns).
- Report Vin and Vout overlaid.



• Report the slew rate.




• Compare simulation results with hand calculations in a table.

Hand analysis: C1 = cdd2+cdd4+cgg7 Slew rate = $\frac{ISS}{c1+Cc}$ = 6 M

	Hand analysis	simulation
Slew rate	6M	5.094M

4) Settling time:

- Apply a small signal step input with the following parameters (delay = 1us, initial value = VDD/3, final value = VDD/3 + 5mV, rise time = 1ns, period = 1s, width = 1s). Note that we want a single step input, which is why we selected very large period and width for the pulse. Note that we apply a small signal pulse (5mV step) to measure the small signal settling time.
- Calculate the output rise time from simulation.



• Compare simulation results with hand calculations in a table.

Trise cl = $2.2 \frac{1}{Bwcl*2*\pi}$ = 35.8ns This is band width of closed loop

miniproject1:closed_loop:1	bandwidth(VF("/Vout") 3 "low")	9.761M
----------------------------	--------------------------------	--------

rise time


	Hand analysis	simulation
Settling time	35.8M	34.27 n

[•] Do you see any ringing? Why?

Yes,but is very very small because phase margin not equal 76 but =70.23 (not critical damped) so that wp2 is almost near


Part 5: DC Closed Loop AC Open-Loop OTA Simulation


Note that there will always be residual offset voltage between the first and second stages. This offset will drive the second stage output to one of the rails; thus, the biasing of the output stage will be disturbed. In order to avoid this problem, the DC OP point must be set by feedback, e.g., by putting the amplifier in unity gain buffer configuration in DC. Use a testbench similar to the one used in the 5T OTA lab as shown below. Switches (sp1tswitch from analogLib library) are added in order to connect the feedback loop in DC and break it in AC (another option is to use resistors with different AC/DC values). Set S0 and S1 DC closed, and set S2 and S3 AC closed. The DC OP point is set by the unity gain feedback buffer connection, while the AC stimulus is set by the balun.



The simulation result will be better than expected. Why? (Hint: Using trise = 2.2 is based on first-order model. Is second-order system faster? Because of we forced value to output not leave it in part 3 we should make zero offset voltage to get right value of output it make result b better

3) Schematic of the OTA and bias circuit with DC node voltages clearly annotated.Use VICM = VDD/3.





• Is the current (and gm) in the input pair exactly equal?

No, because vin-=vout = 600.2m not equal vin+ so there is some variation in gm, id


 $\bullet \ What is \ DC \ voltage \ at \ the \ output \ of \ the \ first \ stage? \ Why?$

771.1m

• What is DC voltage at the output of the second stage? Why?

600.2m ,because vin-=vout feed back want vin-=vin+

- 6) Diff small signal ccs:
- Plot diff gain (in dB) vs frequency.



Test	Name	Туре	Details
miniproject1:open_loop:1	A0	expr	ymax(mag(VF("/Vout")))
miniproject1:open_loop:1	A0_db	expr	dB20(ymax(mag(VF("/Vout"))))
miniproject1:open_loop:1	BW	expr	bandwidth(VF("/Vout") 3 "low")
miniproject1:open_loop:1	fu	expr	unityGainFreq(VF("/Vout"))
miniproject1:open_loop:1	GBW	expr	(A0 * BW)

miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	A0	2.351k
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	A0_db	67.43
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	BW	2.988k
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	fu	7.102M
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	GBW	7.026M

• Compare simulation results with hand calculations in a table.

Hand analysis:

Dc gain: $(gm1, 2 * ro2 \backslash ro4) * (gm7 * ro6 \backslash ro7) = 2.361K$

BW: $\frac{1}{2*\pi*(ro2\backslash ro4)*(ro6\backslash ro7)*gm7*cc} = 3000khz$


GBW: gain * Bw = 7.31Mhz

Fu: fu~gbw=7.31M

	Hand analysis	simulation
Dc gain	2.361K	2.351K
BW	3Khz	2.988Khz
GBW	7.083Mhz	7.026Mhz
Fu	7.083Mhz	7.102Mhz

7) CM small signal ccs:

• Plot CM gain in dB vs frequency.



Test	Name	Туре	Details
miniproject1:open_loop:1	A0	expr	ymax(mag(VF("/Vout")))
miniproject1:open_loop:1	A0_db	expr	dB20(ymax(mag(VF("/Vout"))))
miniproject1:open_loop:1	BW	expr	bandwidth(VF("/Vout") 3 "low")
miniproject1:open_loop:1	fu	expr	unityGainFreq(VF("/Vout"))
miniproject1:open_loop:1	GBW	expr	(A0 * BW)

miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	A0	318.6m
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	A0_db	-9.934
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	BW	2.988k
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	fu	eval err
miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1	GBW	952.2

• Compare simulation results with hand calculations in a table.

Hand analysis:


GBW: gain * Bw = 1.447 khz

, Fu: not applicable because gain<0db

	Hand analysis	simulation
Dc gain	482m	318.6m
BW	3Khz	2.988Khz
GBW	1.447khz	952.2
Fu	N/A	N/A

8) CMRR:

• Plot CMRR in dB vs frequency.





miniproject1:DC_CLOSEDLOOP_AC_OPENLOOP:1

ymax(dB20((mag(getData("/V2" ...

77.36

• Compare simulation results with hand calculations in a table. Hand analysis:


CMRR=Avd/Avcm (we get them from requirement 1, 2) = 4898=73.8db

	Hand analysis	simulation
CMRR	73.8db	77.36db

8) CM large signal ccs (region vs VICM):

I will make battery in vin+ to variable vdc and I will sweep on it

• Plot "region" OP parameter vs VICM for the input pair and the tail current source.



• Find the CM input range (CMIR). Compare with hand analysis in a table.

Simulation: 92m:810m

Hand analysis:

Vicm max = VDD-Vdsat5-Vgs1,2 =804m

Vicm min = Vgs3-vth1=22.3m


	Hand analysis	simulation
VICM	22.3m:804m	92m:810m

• Note that the drawback of this method is that the "region" parameter cannot be experimentally measured in the lab.

9) CM large signal ccs (GBW vs VICM):

I will make battery in vin+ to variable vdc and I will sweep on it


• Plot GBW vs VICM. Plot the results overlaid on the results of the previous method (region parameter).



 \bullet Annotate the CM input range. Calculate the input range as the range over which the GBW is within 90% of the max GBW, i.e., 10% reduction in GBW3

VICM range = 160m:840m

AREA



ALL AREA OF ALL MOSFETS = 38.3 P