
stream source
stream sink
hci source
hci slave
periph
evt_o
slave_flags.evt
FFT_ctrl
cfg
hwpe_ctrl_slave
ctrl_i
reg_file
flags_o
ctrl_slave_o
reg_file_i
flags_slave_i
FFT_fsm
ctrl_streamer_o
flags_streamer_i
ctrl_engine_o
flags_engine_i
FFT_top
streamer_ctrl
streamer_flags
engine_ctrl
engine_flags
FFT_streamer
tcdm
stream
data_in
hci_core_source
ctrl_i
flags_o
tcdm_master
tcdm_slave
hci_core_r_valid_filter
tcdm_prefilter
tcdm_postfilter
out
in
hci_core_mux_dynamic
virt_tcdm
hci_core_sink
data_out
FFT_engine
full_o
empty_o
ready
data
fifo_pre_data_in
data_i
data_o
push_i
pop_i
valid & ready
some logic
Shift register sample_data_in 512 bit
every 16 cycles
[11:0]
[27:16]
in_r
in_i
valid_in
valid_out
frame_done
fft4096_dif
fifo_post_data_out
valid
Shift register sample_data_out 512 bit
out_r
out_i
some logic to stop it
tcdm
TCDM