#### Team name: 32bit

#### Names:

Mahmoud mohamed alsayd

**Omar Khaled elsaid** 

Abdelkader saad

### Codes:

## Spi\_slave:

```
module spi_slave (MOSI , MISO , SS_n , clk , rst_n , rx_data , rx_valid , tx_data , tx_valid );
 2 parameter [2:0]IDLE = 3'b000;
 3 parameter [2:0]READ_DATA = 3'b001;
 4 parameter [2:0]READ_ADD = 3'b010;
5 parameter [2:0]CHK_CMD = 3'b011;
 6 parameter [2:0]WRITE = 3'b100;
8 input MOSI , SS_n , tx_valid, clk , rst_n;
9 input [7:0] tx_data;
10 output reg [10:0] rx_data;
11 output reg rx_valid , MISO=0;
12 (* fsm_encoding = "sequential" *)
13 reg [2:0] ns ,cs;
14 reg address_or_read=0;
15 reg control_bit;
16 integer counter = 10;
17 integer counter_to_recieve = 7;
19 always @(posedge clk or negedge rst_n) begin
        if (~rst_n) begin
           cs <= IDLE ;
           cs <= ns;
28 //next stage
29 always @(cs or SS_n or control_bit ) begin
31 IDLE : begin
        if (SS_n == 0)
        ns = CHK_CMD;
        else if (SS_n == 1)
        ns = IDLE;
38 CHK_CMD : begin
      if (SS_n ==0 && control_bit==0 )
        ns = WRITE;
        else if (SS_n ==0 && control_bit ==1 && address_or_read ==0)begin
        address_or_read =1;
        else if (SS_n ==0 && control_bit ==1 && address_or_read ==1)begin
        address_or_read =0;
```

```
address_or_read =1;
        else if (SS_n ==0 && control_bit ==1 && address_or_read ==1)begin
        ns = READ_DATA ;
        address_or_read =0;
        else if (SS_n==1)
        ns = IDLE;
    WRITE : begin
        if (SS_n == 0)
        ns = WRITE;
        else if (SS_n == 1)
        ns = IDLE ;
    READ_ADD : begin
        if (SS_n ==0)
        ns = READ_ADD;
        else if (SS_n==1)
        ns = IDLE ;
    READ_DATA : begin
        if (SS_n == 0)
        ns = READ_DATA;
        else if (SS_n==1)
        ns = IDLE;
    default : ns = IDLE;
    always @(posedge clk) begin
    case (cs)
    IDLE :begin
        rx_valid <=0;
        control_bit <= MOSI;//0</pre>
89 WRITE : begin
```

```
//output logic
      always @(posedge clk) begin
      case (cs)
      IDLE :begin
           rx_valid <=0;</pre>
           control_bit <= MOSI;//0</pre>
      end
      WRITE : begin
           rx valid <=1;
           rx_data[10] <= control_bit ;</pre>
           rx_data [counter -1] <= MOSI;</pre>
           counter <= counter -1;
           if (counter == 0)
           counter <= 10;
      end
      READ_ADD : begin
           rx_valid <= 1;</pre>
           rx_data [10] <= control_bit;</pre>
           rx_data [counter-1] <= MOSI;</pre>
           counter <= counter -1;</pre>
           if (counter==0)
           counter <= 10;
104
      end
      READ_DATA : begin
           rx_data [10] <= control_bit;</pre>
           rx_data [counter-1] <= MOSI;</pre>
110
           counter <= counter -1;</pre>
111
112
      if (counter==0)
      counter <=10;
114
115
      if (tx_valid) begin
      MISO <= tx_data[counter_to_recieve];</pre>
      counter_to_recieve <= counter_to_recieve -1;</pre>
119
      if (counter_to_recieve==0)
      counter_to_recieve <= 7;</pre>
123
      end
      endcase
      end
```

### Ram:

```
module ram (din,clk,rst_n,rx_valid,dout,tx_valid);
     parameter MEM_DEPTH = 256;
     parameter ADDR_SIZE=8;
    input [10:0] din;
     input clk , rst_n , rx_valid;
    output reg [7:0] dout;
     output reg tx valid;
     reg [7:0] mem [MEM_DEPTH-1:0];
     reg [ADDR_SIZE-1:0] wr_addr,rd_addr;
     always @(posedge clk or negedge rst_n) begin
12
         if (~rst_n)begin
             dout <= 0;
             end
15
         else if (rx_valid) begin
             if (din[9:8] == 2'b00) begin
                 wr_addr <= din[7:0];</pre>
                  tx_valid <= 0;</pre>
19
             end
21
             else if (din[9:8] == 2'b01) begin
                 mem[wr_addr] <= din[7:0];</pre>
                  tx_valid <= 0;</pre>
             end
             else if (din[9:8] == 2'b10) begin
                  rd_addr <= din[7:0];
                  tx_valid <= 0;</pre>
             end
         end
         else if (din[9:8] == 2'b11) begin
                 dout <= mem[rd_addr];</pre>
                  tx_valid <= 1;</pre>
         end
     end
```

### Wrapper:

```
module spi_wrapper (MOSI , MISO , SS_n , clk , rst_n);

input MOSI , SS_n , clk , rst_n ;

output MISO ;

wire[10:0] rx_data ;

wire rx_valid , tx_valid ;

wire [7:0] tx_data ;

spi_slave dut1 (MOSI , MISO , SS_n , clk , rst_n , rx_data , rx_valid , tx_data , tx_valid );

ram dut2(rx_data ,clk , rst_n , rx_valid , tx_data ,tx_valid);
endmodule

14
```

#### Mem.dat:

```
    Image: spi_slave.v
    x
    ram_spi.v
    x
    wrapper.v
    x
    mem.dat

    1
    0

    2
    1

    3
    2

    4
    3

    5
    4

    6
    5

    7
    6

    8
    7
```

#### **Testbench:**

```
1 module SPI_Wrapper_tb();
2 reg MOSI, SS_n, clk, rst_n;
3 wire MISO;
4 reg [9:0] write_addr = 10'b00_1111_0000;//address 240 in decimal
6 reg [9:0] write_data = 10'b01_1010_1110; // this data will write in the previos address
8 reg [9:0] read_addr = 10'b10_1111_0000; // address 240
10 reg [9:0] read_data = 10'b11_0000_0000;// it will be dummy data but we want only 11 to make ram to know that it in read state
12 spi_wrapper DUT(MOSI, MISO, SS_n, clk, rst_n);
14 initial begin
        forever
      $readmemh ("mem.dat" , DUT.dut2.mem);
rst_n = 0;
        SS_n = 1;
        rst_n = 1;
        MOSI = 0;
        SS_n = 0;
        for (i=0; i<10 ; i=i+1)begin
          @(negedge clk)
            MOSI = write_addr [9-i];
        SS_n = 1;
        // to write data in the previos address
        MOSI = 0;
        SS_n = 0;
        for (i=0; i<10; i=i+1)begin
            @(negedge clk)
            MOSI = write_data [9-i];
        SS_n = 1;
```

```
SS_n = 1;
#50
// to write data in the previos address
MOSI = 0;
SS_n = 0;
#50
for (i=0; i<10; i=i+1)begin
    @(negedge clk)
   MOSI = write_data [9-i];
end
SS_n = 1;
#50
// to write the address that i will read from
MOSI =1;
SS_n = 0;
#50
for (i=0; i<10; i=i+1)begin
    @(negedge clk)
   MOSI = read_addr [9-i];
    #5;
SS_n = 1;
#50
MOSI = 1;
SS_n = 0;
#50
for (i=0; i<10; i=i+1)begin
    @(negedge clk)
   MOSI = read_data [9-i];
end
#40 $stop;
```

### Do file:

```
vlib work

vlog ram_spi.v spi_slave.v testbench.v wrapper.v

vsim -voptargs=+acc work.SPI_Wrapper_tb

add wave *

add wave -position insertpoint \
sim:/SPI_Wrapper_tb/DUT/dut2/mem

add wave -position insertpoint \
sim:/SPI_Wrapper_tb/DUT/dut1/tx_valid \
sim:/SPI_Wrapper_tb/DUT/dut1/tx_data \
sim:/SPI_Wrapper_tb/DUT/dut1/rx_data \
sim:/SPI_Wrapper_tb/DUT/dut1/rx_valid

run -all
```

#### Tcl file:

```
create_project_project_SPI_ram C:/Users/M/Desktop/projectspislave -part xc7a35ticpg236-1L -force

add_files ram_spi.v spi_slave.v wrapper.v basys_master.xdc

synth_design -rtl -top spi_wrapper > elab.log

#report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name tim

write_schematic elaborated_schematic.pdf -format pdf -force

launch_runs synth_1 > synth.log

wait_on_run synth_1

pen_run synth_1

write_schematic synthesized_schematic.pdf -format pdf -force

write_verilog -force SPI_netlist.v

launch_runs impl_1 -to_step write_bitstream

wait_on_run impl_1

open_run impl_1

open_run impl_1

open_run impl_1

open_nun impl_1

open_nun impl_1

open_nun impl_1

open_nun impl_1

open_nun impl_server
```


Note: here I want to make schematic after synthesis as pdf in file and write it in tcl but when run no pdf appear and no errors or critical warning appear.

### **Constrain file:**


```
## This file is a general .xdc for the Basys3 rev B board
   ## To use it in a project:
   ## - uncomment the lines corresponding to used pins
   ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
  # set_property -dict { PACKAGE_PIN V2
                                IOSTANDARD LVCMOS33 }
                                               [get_ports {B[2]}]
   # set_property -dict { PACKAGE_PIN T3
                                IOSTANDARD LVCMOS33 } [get_ports {cin}]
   # set_property -dict { PACKAGE_PIN R3
                                IOSTANDARD LVCMOS33 }
                                               [get_ports {red_op_B}]
                                IOSTANDARD LVCMOS33 } [get_ports {bypass_A}]
   # set_property -dict { PACKAGE_PIN W2
                                IOSTANDARD LVCMOS33 } [get_ports {bypass_B}]
   # set_property -dict { PACKAGE_PIN T1
                                               [get_ports {direction}]
                                IOSTANDARD LVCMOS33 } [get ports {serial in}]
   # set_property -dict { PACKAGE_PIN R2
   # set_property -dict { PACKAGE_PIN E19
                               IOSTANDARD LVCMOS33 } [get_ports {leds[1]}]
   # set_property -dict { PACKAGE_PIN U19
                                IOSTANDARD LVCMOS33 } [get_ports {leds[2]}]
   # set_property -dict { PACKAGE_PIN V19
                                IOSTANDARD LVCMOS33 } [get_ports {leds[3]}]
                                IOSTANDARD LVCMOS33 } [get_ports {leds[4]}]
   # set_property -dict
                  { PACKAGE_PIN W18
                                IOSTANDARD LVCMOS33 } [get_ports {leds[5]}]
   # set_property -dict { PACKAGE_PIN U15
```

# Simulation in questasim:

as we see the data load as in mem.dat file




as we see the value loaded in address 240 (ae) and the value that we want in this same address will the same in miso (10101111):




#### Vivado:

# **Gray encoding:**


#### Schematic after elaborated without error:




# Schematic after synthesis:




### **Schematic without error:**




### Time report:




### **Gray encoding:**




## Implementation device and no error:




### **Utilization report:**



# worst\_slack in implementaion\_gray:




# Successful generate bit:




## One\_hot\_encoding:


### schematic after elaborated without error:




### Schematic after synthesis with no error:




# Time report after synthesis the same:




### One\_hot encoding:




## Schematic after implementation without errors:




#### **Device:**




# Worst slack after implementation:



### **Utilization report:**




### Generate bit stream successful:




## **Sequential:**


### schematic after elaborated without error:




# Schematic after synthesis with no error:




### Time report after synthesis is same for all encoding:




# **Sequential encoding:**




# Schematic after implementation without error:




#### **Device:**



## Worst slack for sequential:



# **Utilization report:**



### **Generate bit successful:**

