Team name: 32bit

Names:

Mahmoud mohamed alsayd

Omar Khaled elsaid

Abdelkader saad

Code:

```
module project_dsp (A , B , C , D , BCIN , CARRYIN , M , P , CARRYOUT , CARRYOUTF , CLK , OPMODE , CEA , CEB , CEC , CECARRYIN , CED , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC , RSTCARRYIN
    parameter AOREG = 0;
4 parameter A1REG = 1;
5 parameter BOREG = 0;
6 parameter B1REG = 1;
 7 parameter CREG = 1;
8 parameter DREG = 1;
    parameter MREG = 1;
10 parameter PREG = 1;
11 parameter CARRYINREG =1;
12 parameter CARRYOUTREG =1;
13 parameter OPMODEREG =1;
14 parameter CARRYINSEL = "OPMODE5";
15 parameter B_INPUT = "DIRECT";
16 parameter RSTTYPE = "SYNC";
18 input [17:0] A , B , D , BCIN ;
19 input [47:0] C , PCIN ;
20 input CARRYIN , CLK , CEA , CEB , CEC , CECARRYIN , CED , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC , RSTCARRYIN , RSTD , RSTM , RSTOPMODE , RSTP ;
21 output [35:0] M;
22 output CARRYOUTF , CARRYOUT ;
23 input [7:0] OPMODE;
24 output [17:0] BCOUT ;
25 output [47:0] PCOUT,P;
28 wire [17:0] D_from_mux , B0_from_mux , A0_from_mux , Pre_Add_Sub , Pre_Add_Sub_from_mux , A1_from_mux, B1_from_mux ;
29 wire [47:0] C_from_mux , concatenated , post_Add_Sub , P_from_mux ;
30 wire[35:0] mult_out , mult_out_from_mux ;
31 reg [17:0] data_b;
32 wire CYI_from_mux , cout , CYO_from_mux;
33 reg carryin;
34 wire [7:0] OPMODE_from_mux;
35 reg [47:0] X_out , Z_out;
38 ff_and_mux #(.ENable_ff(OPMODEREG) ,.SYN_OR_ASN(RSTTYPE) ,.WIDTH(8)) op (OPMODE ,CLK, CEOPMODE , RSTOPMODE , OPMODE_from_mux );
41 always @(*) begin
    case (B_INPUT)
43 "DIRECT" : data_b = B ;
44 "CASCADE" : data_b = BCIN ;
48 //stg 1
49 ff and mux #(.FNable ff(DRFG) ..SYN OR ASN(RSTTYPF) ..WTDTH(18)) m1 (D .CIK. CFD . RSTD . D from mux ):
```

```
48 //stg 1
49 ff_and_mux #(.ENable_ff(DREG) ,.SYN_OR_ASN(RSTTYPE) ,.WIDTH(18)) m1 (D ,CLK, CED , RSTD , D_from_mux );
50 ff_and_mux # (.ENable_ff(BOREG) ,.SYN_OR_ASN(RSTTYPE) ,.WIDTH(18)) m2 (data_b ,CLK, CEB , RSTB , B0_from_mux);
ff_and_mux # (.ENable_ff(A0REG) ,.SYN_OR_ASN(RSTTYPE) ,.WIDTH(18)) m3 (A ,CLK, CEA , RSTA , A0_from_mux);
52 ff_and_mux # (.ENable_ff(CREG) ,.SYN_OR_ASN(RSTTYPE) ,.WIDTH(48)) m4 (C ,CLK, CEC , RSTC ,C_from_mux);
    //stg 2
     add_sub #(.WIDTH_2(18),.FULLADDER("OFF")) pre (D_from_mux , B0_from_mux , Pre_Add_Sub , OPMODE_from_mux[6]);
     assign Pre_Add_Sub_from_mux = (OPMODE_from_mux[4]) ? Pre_Add_Sub : B0_from_mux ;
    //stg 3
59 ff_and_mux #(.ENable_ff(B1REG),.SYN_OR_ASN(RSTTYPE),.WIDTH(18)) m5 (Pre_Add_Sub_from_mux , CLK , CEB , RSTB ,B1_from_mux );
60 ff_and_mux # (.ENable_ff(A1REG) ,.SYN_OR_ASN(RSTTYPE) ,.WIDTH(18)) m6 (A0_from_mux ,CLK, CEA , RSTA , A1_from_mux);
     //stg 4
     assign mult_out = A1_from_mux * B1_from_mux;
     assign concatenated = {D_from_mux[11:0] , A1_from_mux[17:0] , B1_from_mux[17:0]};
     assign BCOUT = B1_from_mux ;
68 //stg 5
69 ff_and_mux #(.ENable_ff(MREG),.SYN_OR_ASN(RSTTYPE),.WIDTH(36)) m7 (mult_out , CLK , CEM , RSTM , mult_out_from_mux);
    assign M = mult_out_from_mux ;
    always @(*) begin
        case (CARRYINSEL)
          "CARRYIN" : carryin=CARRYIN;
         "OPMODE5" : carryin=OPMODE_from_mux[5];
         default : carryin=0;
    ff_and_mux # (.ENable_ff(CARRYINREG),.SYN_OR_ASN(RSTTYPE),.WIDTH(1)) m8 (carryin , CLK , CECARRYIN , RSTCARRYIN , CYI_from_mux);
    //stg 6
    always @(*) begin
        case (OPMODE_from_mux[1:0])
        2'b00 : X out = 0;
        2'b01 : X_out = mult_out_from_mux ;
        2'b10 : X_out = PCOUT ;
        2'b11 : X_out = concatenated;
```

```
always @(*) begin
         case (OPMODE_from_mux[1:0])
         2'b00 : X_out = 0;
         2'b01 : X_out = mult_out_from_mux ;
         2'b10 : X_out = PCOUT ;
         2'b11 : X_out = concatenated ;
         endcase
     end
     always @(*) begin
         case (OPMODE_from_mux[3:2])
         2'b00 : Z_out = 0;
         2'b01 : Z_out = PCIN ;
         2'b10 : Z_out = PCOUT ;
         2'b11 : Z_out = C_from_mux ;
100
     end
101
     //stg 7
103
104
     add_sub #(.WIDTH_2(48),.FULLADDER("ON"))    post (Z_out,X_out,post_Add_Sub,OPMODE_from_mux[7], CYI_from_mux , cout );
105
     ff_and_mux #(.ENable_ff(CARRYOUTREG),.SYN_OR_ASN(RSTTYPE),.WIDTH(1)) m9 (cout , CLK, CECARRYIN , RSTCARRYIN , CYO_from_mux );
     assign CARRYOUT = CYO from mux;
     assign CARRYOUTF = CYO_from_mux ;
108 //stg 8
     ff_and_mux #(.ENable_ff(PREG),.SYN_OR_ASN(RSTTYPE),.WIDTH(48)) m10 (post_Add_Sub , CLK, CEP , RSTP , P_from_mux );
109
110 assign PCOUT = P_from_mux;
111
     assign P = P_from_mux;
112
113
114
115
```

Ffandmux:

```
module ff_and_mux (inp , clk, clk_enable , rst , out );
parameter ENable_ff = 1;
parameter SYN_OR_ASN = "SYNC" ;
parameter WIDTH = 18 ;
input [WIDTH -1 : 0] inp ;
input clk ,clk_enable, rst ;
output [WIDTH -1 : 0] out ;
reg [WIDTH-1 : 0] out_ff;
generate
    if (SYN_OR_ASN == "SYNC")begin
    always @(posedge clk ) begin
        if (rst) begin
            out_ff <= 0;
        end
        else if (clk_enable) begin
            out_ff <= inp;
        end
    end
end
 else if (SYN OR ASN == "ASYNC")begin
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            out_ff <= 0;
        end
        else if (clk_enable) begin
            out_ff <= inp ;
        end
    end
end
endgenerate
assign out = (ENable_ff == 1)? out_ff : inp ;
```

Adder and subtractor:

```
module add_sub (in1,in2,out,OPMODE,cin,cout);
     parameter FULLADDER="ON";
    parameter WIDTH_2=18;
     input OPMODE,cin;
     input [WIDTH_2-1:0] in1,in2;
     output reg [WIDTH_2-1:0] out;
     output reg cout;
     generate
     if (FULLADDER=="ON") begin
             always@(*) begin
         if(OPMODE)
12
         {cout,out}=in1-(in2+cin);
13
         else
         {cout,out}=in1+in2+cin;
19
         else if (FULLADDER=="OFF") begin
     always@(*) begin
         if(OPMODE)
         out=in1-in2;
        else
        out=in1+in2;
        end
     end
30
     endgenerate
```

Verify:

```
nodule project_dsp_tb ();
    parameter AOREG = 0;
    parameter A1REG = 1;
    parameter BOREG = 0;
    parameter B1REG = 1;
    parameter DREG = 1;
8 parameter MREG = 1;
9 parameter PREG = 1;
10 parameter CARRYINREG =1;
11 parameter CARRYOUTREG =1;
12 parameter OPMODEREG =1;
   parameter CARRYINSEL = "OPMODE5";
    parameter B_INPUT = "DIRECT" ;
   parameter RSTTYPE = "SYNC";
17 reg [17:0] A , B , D , BCIN ;
18 reg [47:0] C , PCIN ;
19 reg CARRYIN , CLK , CEA , CEB , CEC ,CECARRYIN , CED , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC , RSTCARRYIN , RSTD , RSTM , RSTOPMODE , RSTP ;
20 reg [7:0] OPMODE;
    wire [35:0] M ;
    wire CARRYOUTF , CARRYOUT ;
24 wire [17:0] BCOUT ;
   wire [47:0] PCOUT,P;
    project_dsp dut (A , B , C , D , BCIN , CARRYIN , M , P , CARRYOUT , CARRYOUT , CLK , OPMODE , CEA , CEB , CEC , CECARRYIN , CED , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC , RSTCARRYIN , RST
    initial begin
        CLK=0;
        #1 CLK=~CLK;
    initial begin
    RSTCARRYIN =1;
48 RSTOPMODE =1;
```

```
RSTB =1;
RSTC =1;
RSTCARRYIN =1;
RSTOPMODE =1;
A=0;
B=0;
BCIN =0;
CARRYIN =0;
OPMODE =8'b1011_1101;
CECARRYIN =1;
CEOPMODE=1;
PCIN =0;
RSTB =0;
RSTCARRYIN =0;
RSTD =0;
RSTM =0;
RSTOPMODE =0;
A=18'd4;
BCIN =0;
CARRYIN =0;
OPMODE =8'b1001_1101;
CECARRYIN =1;
CED =1;
CFOPMODF=1:
```

```
CECARRYIN =1;
 86
     CED =1;
      CEM = 1;
     CEOPMODE=1;
     CEP=1;
      PCIN = 0;
     #50;
      OPMODE=8'b0101_1010;
     #50;
 94
     A=0;
 95
      D=0;
      OPMODE=8'b0010_0011;
 98
      #20 $stop;
100
102
104
105
106
107
108
      end
109
```

Do file:

```
vlib work

vlog add_sub.v ffandmux.v project_1.v project__tb.v

vsim -voptargs=+acc work.project_dsp_tb

add wave *

run -all
```

Tcl file:

```
reate_project_project_DSP D:/kutraining/final_project_1/code -part xc7a200tffg1156-1 -force

add_files project_1.v add_sub.v ffandmux.v

synth_design -rtl -top project_dsp > elab.log

# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1\timing_rpt

write_schematic_elaborated_schematic.pdf -format pdf -force

launch_runs synth_1 > synth_1 open_run synth_1

write_schematic_synthesized_schematic.pdf -format pdf -force

write_verilog -force_DSP_netlist.v

mite_verilog -force_DSP_netlist.v

launch_runs impl_1 > impl.log


wait_on_run impl_1

connect_hu_server


connect_hu_server
```

Questasim:


snippet for test and (P) RESULT WILL EQUAL 50 due to values that i put to inputs as you see:



by zoom in as you see i test the accumulation p in both mux X and Z so number will be double:




here i test concatenated and carry in =1 by opmode so result equal to 11:




Vivado:


Schematic after elaborated without error:




schematic after synthysis with no error:




utllization after synthysis:



utullization after implementation:



implementaion with no errors and its schematic:



Device:

