

Part 1:

RAM:

Successful operation(hint the upper dout is the golden one):




When rst is asserted:




Whole WF:


As you can see error is zero and assertions has no error:




Functional coverage:



Code coverage:






Part 2:


SPI:

Full Wv:


Error is zero and all assertions are fine




Zoom:




Functional coverage:



Code coverage:



Assertions:



FSM:

