SV Randomization & Functional Coverage Assignment

Abdelrahman Mohamed Ali

Gmail	abdelrahmansalby23@gmail.com
LinkedIn	Abdelrahman Mohamed
GitHub	Abdelrahman1810

verification Plane flow

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check	
ALSU_1	Incase of invalid cases do not occur, when opcode is add, then out should perform the addition on ports A and B taking cin if parameter FULL_ADDER is high	Randomization under constraints on the A and B to have the maximum, minimum and zero values most of the time	Included as coverpoint for A and B. Included with cross coverage when ALU opcode is addition or multiplication	Output Checked against golden model	
ALSU_2	Incase of invalid cases do not occur, when opcode is mult, then out should perform the multiplication on ports A and B	Randomization under constraints on the A and B to have the maximum, minimum and zero values most of the time	Included in coverpoint2 for A and B. Included with cross coverage when ALU opcode is addition or multiplication	Output Checked against golden model	
ALSU_3	When invalid cases exist, out output should be low and leds should blink	Randomization under constraints where invalid cases do not occur as frequent as valid cases	Included in a coverpoint for opcode. Included with cross coverage to make sure invalid cases occur	Output Checked against golden model	
ALSU_4	If invalid cases do not occur and the bypass inputs are high, then the output out should by bypass port A or B based on the priority if the both bypass ports are high	Randomization for bypass	Included in a coverpoint for bypass	Output Checked against golden model	
ALSU_5	If invalid cases do not occur and the reduction operation are high and opcode nither OR nor XOR, then the output out should by zero and leds should blink as an INVALED case	Randomization for reduction operation	Included in cover group a cross covarage for reduction Invalid (reduction_invalid) Included with cross coverage when ALU opcode is addition or multiplication	Output Checked against golden model and from invvalid signal	
ALSU_6	Incase of invalid cases do not occur, when opcode is OR and reduction operation is low, then out should perform make A OR B	Randomization under constraints on the A to be invert B (A=~B)	Included in coverpoint for A and B. Included with cross coverage when ALU opcode is arithmatic	Output Checked against golden model	
ALSU_7	Incase of invalid cases do not occur, when opcode is XOR and reduction operation is low, then out should perform A XOR B	Randomization under constraints on the A to be invert B (A=~B)	Included in coverpoint for A and B. Included with cross coverage when ALU opcode is arithmatic	Output Checked against golden model	
ALSU_8	Incase of invalid cases do not occur, when opcode either OR or XOR and reduction operation is high for port A, then out should perform reduction OR or XOR on ports A onley	Randomization under constraint the input B most of the time to have one bit high in its 3 bits while constraining the A to be low	Included in coverpoint for A. when A is {001, 010, 100} and only the red_op_A is high	Output Checked against golden model	
ALSU_9	Incase of invalid cases do not occur, when opcode either OR or XOR and reduction operation is high for port B, then out should perform reduction OR or XOR on ports B onley	Randomization under constraint the input A most of the time to have one bit high in its 3 bits while constraining the B to be low	Included in coverpoint for A. when B is {001, 010, 100} and onley red_op_A is low and red_op_B is high	Output Checked against golden model	
ALSU_10	Incase of invalid cases do not occur, when opcode is SHIFT and direction is low, then out should perform shift left logical for last out with serial in	Randomization for A and B with no constraint	Included in coverpoint2 for A and B. Included with cross coverage when ALU opcode is SHIFT or ROTATE	Output Checked against golden model	
ALSU_11	Incase of invalid cases do not occur, when opcode is SHIFT and direction is high, then out should perform shift right logical for last out with serial in	Randomization for A and B with no constraint	Included in coverpoint2 for A and B. Included with cross coverage when ALU opcode is SHIFT or ROTATE	Output Checked against golden model	
ALSU_12	Incase of invalid cases do not occur, when opcode is ROTATE and direction is high, then out should perform the MSB to be LSB	Randomization for A and B with no constraint	Included in coverpoint2 for A and B. Included with cross coverage when ALU opcode is SHIFT or ROTATE	Output Checked against golden model	
ALSU_13	Incase of invalid cases do not occur, when opcode is ROTATE and direction is low, then out should perform the LSB to be MSB	Randomization for A and B with no constraint	Included in coverpoint2 for A and B. Included with cross coverage when ALU opcode is SHIFT or ROTATE	Output Checked against golden model	
ALSU_14	rst is high	Randomization under constraints on rst to be low most of time and make the first randomized value is high in post_randomize	include in coverpoint with weight zero	Output Checked from wave	
ALSU_15	making opcode always valid	randomize an array and make it unique with no INVALID value	included in coverpoint ALU_cp	Output Checked against golden model	

Do file

```
vlib work
vlog -coveropt 3 +cover +acc {Codes/pkgs/shared_pkg.sv}
vlog -coveropt 3 +cover +acc {Codes/pkgs/transaction_pkg.sv}
vlog -coveropt 3 +cover +acc {Codes/pkgs/coverage_pkg.sv}
vlog -coveropt 3 +cover +acc {Codes/Design/ALSU.v}
vlog -coveropt 3 +cover +acc {Codes/Design/ALSU_sva.sv}
vlog -coveropt 3 +cover +acc {Codes/golden_model/ALUS_ref.sv}
vlog -coveropt 3 +cover +acc {Codes/testbench/testbench.sv}
vsim -voptargs=+acc work.testbench
add wave *
add wave /testbench/assert_invaled
add wave /testbench/assert_invaled_opcode add wave /testbench/assert_invaled_ref_op
add wave /testbench/assert_out add wave /testbench/sva/redA_OR_assert
 add wave /testbench/sva/redB_OR_assert
add wave /testbench/sva/redA_XR_assert add wave /testbench/sva/redB_XR_assert
add wave /testbench/sva/Invalid_assert add wave /testbench/sva/OR_assert
add wave /testbench/sva/XOR_assert add wave /testbench/sva/add assert
add wave /testbench/sva/mult_assert add wave /testbench/sva/shiftL_assert
add wave /testbench/sva/shiftR_assert
add wave /testbench/sva/rotateL_assert
add wave /testbench/sva/rotateR_assert
add wave /testbench/sva/reset_assertion/rst_out_assert
add wave /testbench/sva/reset_assertion/rst_leds_assert
vsim -coverage -vopt work.testbench -c -do "coverage save -onexit -du ALSU -directive -codeAll cover.ucdb; run -all"
coverage \ report \ -detail \ -cvg \ -directive \ -comments \ -output \ \{Reports \setminus FUNCTION\_COVER\_ALSU.txt\} \ \{\}
vcover report -html cover.ucdb -output {Reports\html_report\.}
```

Shared_pkg:

```
package shared_pkg;
    parameter INPUT_PRIORITY = "A";
    parameter FULL_ADDER = "ON";

    typedef enum reg [2:0] {OR, XOR, ADD, MULT, SHIFT, ROTATE, INVALID_6, INVALID_7} opcode_e;
    parameter MAXPOS = 3;
    parameter ZERO = 0;
    parameter MAXNEG = -4;
    parameter MAXNEG = -5;
    parameter INVALID_ACTIVATE = 5;
    parameter INVALID_ACTIVATE = 5;
    parameter BYPASS_ACTIVATE = 10;
    parameter BYPASS_ACTIVATE = 20;
    bit first_rst = 0;
    opcode_e valid_arr[] = {OR, XOR, ADD, MULT, SHIFT, ROTATE};
endpackage
```

coverage_pkg:

```
import shared_pkg::*;
import transaction_pkg::*;
class ALSU_coverage;
    ALSU_transaction tr = new();
      covergroup cvr_gp;
                   input A bins
A_cp: coverpoint tr.A {
bins A_data_0 = {ZERO};
                             bins A_data_max = {MAXPOS};
bins A_data_min = {MAXNEG};
bins A_data_default = default;
bins A_data_[] = {001, 010, 100};
              // input B bins
B_cp: coverpoint tr.B {
                             p: coverpoint (r.B {
    bins B_data_0 = {ZERO};
    bins B_data_max = {MAXPOS};
    bins B_data_min = {MAXNEG};
    bins B_data_default = default;
    bins B_data_[] = {001, 010, 100};
              // cover point for reduction operation red_op
    op_A_cp: coverpoint tr.red_op_A {
                             bins one = {1};
bins zero = {0};
                      op_B_cp: coverpoint tr.red_op_B {
  bins one = {1};
  bins zero = {0};
              // Crossing to satsfied the data_walkingones of A and B
A_walk: cross A_cp, op_A_cp {
    option.cross_auto_bin_max = 0;
                              bins A_data_walkingones = binsof(A_cp.A_data_) && binsof(op_A_cp.one);
                     // cover point for tr.opcode (ALU)
ALU_cp: coverpoint tr.opcode {
    bins Bins_shift[] = {SHIFT, ROTATE};
    bins Bins_arith[] = {ADD, MULT};
    bins Bins_bitwise[] = {OR, XOR};
    bins Bins_invalid = {INVALID_6, INVALID_7};
    bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
}
                      cover point for tr.serial_in
serial_cp: coverpoint tr.serial_in;
              // Cross coverage between ALU_cp and A and B
ALU_A: cross ALU_cp, A_cp {
    option.cross_auto_bin_max = 0;
                              bins arith_permutations = binsof(ALU_cp.Bins_arith) && binsof(A_cp) intersect{ZERO, MAXPOS, MAXNEG};
                               option.cross auto bin max = 0:
                              bins arith_permutations = binsof(ALU_cp.Bins_arith) && binsof(B_cp) intersect{ZERO, MAXPOS, MAXNEG};
              // Cross coverage between ALU_cp and cin_cp
ALU_cin: cross ALU_cp, cin_cp {
    option.cross_auto_bin_max = 0;
    bins add_cin = binsof(ALU_cp) intersect{ADD};
              // Cross coverage between ALU_cp and serial_cp
ALU_serial: cross ALU_cp, serial_cp {
    option.cross_auto_bin_max = 0;
    bins shift_serial = binsof(ALU_cp) intersect{SHIFT};
```

transaction pkg:

```
package transaction_pkg;
import shared_pkg::*;
 lass ALSU transaction:
     rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in; rand bit signed [2:0] A, B; bit [1:0]red_op_parameterTest; constraint rules1_7 {
                 rst dist {0:=100-RST ACTIVATE, 1:=RST ACTIVATE};
           // Invalid cases constraint
opcode dist {INVALID_6:=INVALID_ACTIVATE, INVALID_7:=INVALID_ACTIVATE, [0:5]:/100-2*INVALID_ACTIVATE};
           // A & B constraint when opcode is ADD or MULT
  (opcode == MULT || opcode == ADD) -> A dist {MAXPOS:=20, ZERO:=10, MAXNEG:=20, [MAXNEG+1:MAXPOS-1]:/50};
  (opcode == MULT || opcode == ADD) -> B dist {MAXPOS:=20, ZERO:=10, MAXNEG:=20, [MAXNEG+1:MAXPOS-1]:/50};
           // A & B constraint when opcode is OR or XOR and red_op_A is high
    ((opcode==XOR || opcode==OR) && red_op_A) -> A dist {3'b001:=30, 3'b010:=30, 3'b100:=30, [MAXNEG+1:MAXPOS-1]:/10};
    ((opcode==XOR || opcode==OR) && red_op_A) -> B == 0;
           // bypass constraint
bypass_A dist {0:=100-BYPASS_ACTIVATE, 1:=BYPASS_ACTIVATE};
bypass_B dist {0:=100-BYPASS_ACTIVATE, 1:=BYPASS_ACTIVATE};
            // red_op constraint
red_op_A dist {0:=100-REDACTION_ACTIVATE, 1:=REDACTION_ACTIVATE};
red_op_B dist {0:=100-REDACTION_ACTIVATE, 1:=REDACTION_ACTIVATE};
            // A & B constraint when opcode is OR or XOR and red_op is low ((opcode==XOR || opcode==OR) && ~red_op_A && ~red_op_B) -> A == ~B;
     constraint rules_8 {
  foreach(arr[i])
    arr[i] inside {valid_arr};
  unique {arr};
     endfunction //new()
function void post_randomize();
           if(!first_rst) rst = 1;
first_rst = 1;
                  if (opcode==OR) begin
   red_op_A = 1;
   red_op_B = 1;
                        red_op_parameterTest[0] = 1;
                  end
if (opcode==XOR) begin
                        red_op_A = 1;
red_op_B = 1;
                        red_op_parameterTest[1] = 1;
```

Testbench code:

```
import coverage_pkg::*;
import transaction_pkg::*;
   define reset disable iff(rst)
define mk_assertion(sva_assert) assert property (@(posedge clk) disable iff(rst) (sva_assert))
 logic tik, ist, til, red_p_-
opcode_e opcode;
logic signed [2:0] A, B;
logic [15:0] leds, leds_ref;
logic [5:0] out, out_ref;
ALSU_transaction tr = new();
ALSU_coverage cov = new();
 ALSU DUT(.*);
ALSU_sva sva(.*);
ALUS_ref REF(
        A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds_ref, out_ref
        clk = 0;
forever
 initial begin
         tr.rules_8.constraint_mode(0); repeat(500_000) begin
                 randomization;
@(negedge clk);
sample;
         bypass_A = 0; bypass_B = 0;
red_op_A = 0; red_op_B = 0;
rst = 1; @(negedge clk); rst = 0;
        // Seconed loop turn ON constraint 8 and turn OFF other constraints
tr.rules1_7.constraint_mode(0);
tr.rules_8.constraint_mode(1);
repeat(10_000) begin
                  act(io-own) / begin
randomization(1);
foreach(tr.arr[i]) begin
    opcode = tr.arr[i];
    tr.opcode = tr.arr[i];
    @(negedge clk);
    sample;
                  $display("arr = %p",tr.arr);
        end
$stop;
         assert(tr.randomize());
if (!con_rule8) begin
                  rst = tr.rst;
bypass_A = tr.bypass_A;
bypass_B = tr.bypass_B;
red_op_A = tr.red_op_A;
red_op_B = tr.red_op_B;
         direction = tr.direction;
serial_in = tr.serial_in;
         opcode = tr.opcode;
A = tr.A;
B = tr.B;
 task sample;
   if (~tr.rst||~bypass_A||~bypass_B) cov.COV_sample(tr);
assert_invaled: assert property (@(posedge clk) disable iff(rst) REF.invalid |-> DUT.invalid);
assert_invaled_opcode: assert property (@(posedge clk) disable iff(rst) REF.invalid_opcode |-> DUT.invalid_opcode);
assert_invaled_ref_op: assert property (@(posedge clk) disable iff(rst) REF.invalid_red |-> DUT.invalid_red_op);
assert_out: assert property (@(posedge clk) (out == out_ref));
 assert_out:
```

Design code:

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter INPUT_PRIORITY = "A";
parameter FULL_ADDER = "ON";
parameter Full_abber = ow;
input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
input [2:0] opcode;
input signed [2:0] A, B;
output reg [15:0] leds;
output reg [5:0] out;
reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg; reg [2:0] opcode_reg, A_reg, B_reg;
wire invalid_red_op, invalid_opcode, invalid;
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
// assign invalid_opcode = opcode_reg[2] & opcode_reg[3]; // Wrong
assign invalid_opcode = opcode_reg[2] & opcode_reg[3]; // Wi
assign invalid_opcode = opcode_reg[1] & opcode_reg[2]; // Fix
assign invalid = invalid_red_op | invalid_opcode;
  lways @(posedge clk or posedge rst) begin
   if(rst) begin
leds <= 0;</pre>
       cin_reg <= 0;
red_op_B_reg <= 0;
red_op_A_reg <= 0;
bypass_B_reg <= 0;
        bypass_A_reg <= 0;
direction_reg <= 0;</pre>
        serial_in_reg <= 0;
        A_reg <= 0;
B_reg <= 0;
   else begin
        ise begin
// if (invalid) // Wrong
if (invalid && !bypass_A_reg && !bypass_B_reg) // Fix
            leds <= 0;
      cin_reg <= cin;
red_op_B_reg <= red_op_B;
red_op_A_reg <= red_op_A;
bypass_B_reg <= bypass_B;
bypass_A_reg <= bypass_A;
direction_reg <= direction;
serial_in_reg <= serial_in;
opcode_reg <= opcode;
A_reg <= A;
B reg <= B;</pre>
        B_reg <= B;
       // if (invalid) // Wrong
if (bypass_A_reg_&& bypass_B_reg)
out < (INPUT_PRIORITY == "A")? A_reg: B_reg;
else if (bypass_A_reg)</pre>
       out <= A_reg;
else if (bypass_B_reg)
out <= B_reg;
else if (invalid)
out <= 0;
                 //case (opcode) // wrong
case (opcode_reg) // FIX
3'h0: begin // Fix
if (red_op_A_reg && red_op_B_reg)
out = (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // FIX
// out = (INPUT_PRIORITY == "A")? &A_reg: &B_reg; // Wrong
else if (red_op_A_reg)
out <= |A_reg; // FIX
// out <= &A_reg; // Wrong</pre>
                          else if (red_op_B_reg)
                        out <= |B_reg; // FIX
// out <= &B_reg; // Wrong</pre>
                      out <= A_reg | B_reg; // FIX
// out <= A_reg & B_reg; // Wrong
End</pre>
```

Assertion:

```
import shared_skg::*
define Mg_some(condition) ascert property (@(oosedge clk) disable iff(rst) condition)
'define Mg_cover(condition) cover emporety (@(oosedge clk) disable iff(rst) condition)
'define Mg_cover(condition) cover emporety (@(oosedge clk) disable iff(rst) condition)
'define Mg_cover(condition) cover emporety (@(oosedge clk) disable iff(rst) condition)
'imput tot clk;
'imput tot clk;
'imput tot clk;
'imput tot clk;
'imput togic rst, cin, red_op_A, red_op_B, bypass_B, direction, serial_in;
'imput togic (15:0] leds;
'imput togic (15:0] leds, leds,
```

```
lways_comb begin : reset_assertion
            rst_out_assert: assert final (out==0);
            rst_leds_assert: assert final (leds==0);
      uence sh_ro(op, dir);
(opcode==op && dir && !isRed && !isBypass);
  equence op_assert(op);
(!isBypass && !isRed && opcode==op);
OR_assert: `mk_assert(op_assert(0) |-> ##2 out== $past(A,2) | $past(B,2) );

XOR_assert: `mk_assert(op_assert(1) |-> ##2 out== ($past(A,2)^$past(B,2)) );

add_assert: `mk_assert(op_assert(2) |-> ##2 out== ($past(A,2) + $past(B,2) + $past(cin,2)) );

mult_assert: `mk_assert(op_assert(3) |-> ##2 out== ($past(A,2) + $past(B,2)) );
shiftL_assert: `mk_assert(sh_ro(4, direction) |-> ##2 out=={$past(out[4:0]), $past(serial_in,2)} );
shiftR_assert: `mk_assert(sh_ro(4, !direction) |-> ##2 out=={$past(serial_in,2), $past(out[5:1])} );
rotateL_assert: `mk_assert(sh_ro(5, direction) |-> ##2 out=={$past(out[4:0]), $past(out[5])} );
rotateR_assert: `mk_assert(sh_ro(5, !direction) |-> ##2 out=={$past(out[0]), $past(out[5:1])} );
Invalid_cover: `mk_cover( Invalid_seq |-> ##[0:2](out==0 && leds=='hffff));
always_comb begin : reset_cover if (rst) begin
            rst_out_cover: cover final (out==0);
rst_leds_cover: cover final (leds==0);
OR_cover: `mk_cover( op_assert(0) |-> ##2    out== $past(A,2) | $past(B,2) );

XOR_cover: `mk_cover( op_assert(1) |-> ##2    out==($past(A,2) ^ $past(B,2)) );

add_cover: `mk_cover( op_assert(2) |-> ##2    out==($past(A,2) + $past(B,2) + $past(cin,2)) );

mult_cover: `mk_cover( op_assert(3) |-> ##2    out==($past(A,2) * $past(B,2)) );
shiftL_cover: `mk_cover( sh_ro(4, direction) |-> ##2 out=={$past(out[4:0]), $past(serial_in,2)} );
shiftR_cover: `mk_cover( sh_ro(4, !direction) |-> ##2 out=={$past(serial_in,2), $past(out[5:1])} );
rotateL_cover: `mk_cover( sh_ro(5, direction) |-> ##2 out=={$past(out[4:0]), $past(out[5])} );
rotateR_cover: `mk_cover( sh_ro(5, !direction) |-> ##2 out=={$past(out[0]), $past(out[5:1])} );
and modula
```

Golden model:

```
module ALUS_ref (A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out); input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
input opcode_e opcode;
input signed [2:0] A, B;
output reg [15:0] leds;
output reg [5:0] out;
 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg; reg [2:0] A_reg, B_reg; opcode_e opcode_reg;
wire invalid, invalid_opcode, invalid_red;
assign invalid_opcode = (opcode_reg == INVALID_6 || opcode_reg == INVALID_7);
assign invalid_red = (red_op_A_reg || red_op_B_reg) && (opcode_reg != OR && opcode_reg != XOR);
assign invalid = invalid_opcode || invalid_red;
 always @(posedge clk or posedge rst) begin if (rst) begin
                  out <= 0:
                 leds <= 0;

cin_reg <= 0;

red_op_A_reg <= 0;

red_op_B_reg <= 0;

bypass_A_reg <= 0;

direction_reg <= 0;

serial_in_reg <= 0;


4 reg <= 0;
                  A_reg <= 0;
B_reg <= 0;
                  if (invalid && !bypass_A_reg && !bypass_B_reg) leds <= ~leds;
else leds <= 0;</pre>
                  cin_reg <= cin;
red_op_A_reg <= red_op_A;
red_op_B_reg <= red_op_B;
bypass_A_reg <= bypass_A;
bypass_B_reg <= bypass_B;
direction_reg <= direction;</pre>
                  serial_in_reg <= serial_in;
opcode_reg <= opcode;
A_reg <= A;</pre>
                   B_reg <= B;
                  if (bypass_A_reg && bypass_B_reg)
out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
                  out <= (INPUT_PRIDRITY
else if (bypass_A_reg)
out <= A_reg;
else if (bypass_B_reg)
out <= B_reg;
else if (invalid)
                  else if (invalid)
  out <= 0;
else if (opcode_reg == 0R) begin
  if (red_op_A_reg && red_op_B_reg)
    out <= (IMPUT_PRIORITY=="A")? (|A_reg):(|B_reg);
  else if (red_op_A_reg)
    out <= |A_reg;
  else if (red_op_B_reg)
    out <= |B_reg;</pre>
                                    out <= A_reg|B_reg;
                  else if (opcode_reg == XOR) begin
if (red_op_A_reg && red_op_B_reg)
   out <= (INPUT_PRIORITY=="A")? (^A_reg):(^B_reg);</pre>
                                     out <= (red_op_A_reg)? (^A_reg): (red_op_B_reg)? (^B_reg):(A_reg^B_reg);
                  end
else if (opcode_reg == ADD)
    out <= (FULL_ADDER=="ON")? (A_reg + B_reg + cin_reg):(A_reg + B_reg);
else if (opcode_reg == MULT)
    out <= A_reg * B_reg;
else if (opcode_reg == SHIFT) begin
    if (direction_reg)
        out <= {out[4:0], serial_in_reg};
else</pre>
                                     out <= {serial_in_reg, out[5:1]};</pre>
                  end
else if (opcode_reg == ROTATE) begin
if (direction_reg)
out <= {out[4:0],out[5]};</pre>
```

Bugs Report:


Label	Where in code	Explain	How FIX
invalid_opcode	Line 23	opcode_reg[3]	Replace
		is out of range	opcode_reg[3]
			With opcode_reg[1]
Blinking Leds	Line42	Bypass is lead signal,	The condition of (if):
		If Bypass then we ignore	Bug: invalid
		invalid Cases	FIX: invalid and not
			bupass
Checking invaled for out - bypass	Line 56 → 58	Bypass is lead signal,	Checking for bypass
		If Bypass then we ignore	first
		invalid Cases	
Case to check opcode	Line 65	Case should check	case(opcode_reg),
		register opcode not	instead of:
		input opcode	case(opcode)
opcode == 3'h0	Line 68 → 74	When opcode==0,	Use () instead of (&)
		Should OR not AND	
opcode == 3'h1	Line 78 → 84	When opcode==1,	Use (^) instead of ()
		Should XOR not OR	

QuestaSim Snippet:


Constraint rule_8 No invalid cases




rst constraint most of the time Inactive




red_op_A is active while opcode is ADD → Invalid case → leds blink and out = zero




Opcode = Invalid case



Valid Opcode Cases



Bypass_A




Opcode = OR, red_op_B active



Opcode = OR, red_op_A active




Code Coverage HTML report



Code Coverage txt report

• Branches



• Conditions

Condition Coverage: Enabled Coverage	Bins	Covered	Misses	Coverage	
Conditions	9	9	0	100.00%	

• Expression

Expression Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Expressions	8	8	0	100.00%

• Statement

Statement Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage	
Statements	45	45	0	100.00%	

Toggles

Enabled Coverage Bins Hits Misses Coverage Toggles 118 118 0 100.00%	Tog	ggle Coverage:					
		Enabled Coverage	Bins	Hits	Misses	Coverage	
Toggles 118 118 0 100.00%							
1066200		Toggles	118	118	0	100.00%	

FUNCTION_COVER report

• Directive Coverage

Covergroup Coverage

```
=== Instance: /coverage_pkg
=== Design Unit: work.coverage_pkg
_____
Covergroup Coverage:
  Covergroups
                                           100.00%
                          1
                                na
                                       na
     Coverpoints/Crosses
                         21
                                na
                                       na
                                              na
                                       0 100.00%
        Covergroup Bins
                         43
                                43
```