
SV Randomization & Functional Coverage Assignment

Q1.

ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports

- Input ports A and B have various operations that can take place depending on the value of the opcode.
- Each input bit except for the clk and rst will be sampled at the rising edge before any processing so a D-FF is expected for each input bit at the design entry.
- The output of the ALSU is registered and is available at the rising edge of the clock.



FACEBOOK GRP: DIGITAL ELECTRONICS COURSES MOBILE NO.: 01009279775

Inputs

Each input bit except for the clk and rst will have a DFF in front of its port. Any processing will take place from the DFF output.

Input	Width	Description
clk	1	Input clock
rst	1	Active high asynchronous reset
Α	3	Input port A
В	3	Input port B
cin	1	Carry in bit, only valid to be used if the parameter FULL_ADDER is "ON"
serial in	1	Serial in bit, used in shift operations only
red_op_A	1	When set to high, this indicates that reduction operation would be executed on A rather than bitwise operations on A and B when the opcode indicates OR and XOR operations
red op B	1	When set to high, this indicates that reduction operation would be executed on B rather than bitwise operations on A and B when the opcode indicates OR and XOR operations
opcode	3	Opcode has a separate table to describe the different operations executed
bypass A	1	When set to high, this indicates that port A will be registered to the output ignoring the opcode operation
bypass B	1	When set to high, this indicates that port B will be registered to the output ignoring the opcode operation
direction	1	The direction of the shift or rotation operation is left when this input is set to high; otherwise, it is right.

Outputs and parameters

Output	Width	Description
leds	16	When an invalid operation occurs, all bits blink (bits turn on and then off with each clock cycle). Blinking serves as a warning; otherwise, if a valid operation occurs, it is set to low.
out	6	Output of the ALSU

Parameter	Default value	Description
INPUT_PRIORITY	А	Priority is given to the port set by this parameter whenever there is a conflict. Conflicts can occur in two scenarios, red_op_A and red_op_B are both set to high or bypass_A and bypass_B are both set to high. Legal values for this parameter are A and B
FULL_ADDER	ON	When this parameter has value "ON" then cin input must be considered in the addition operation between A and B. Legal values for this parameter are ON and OFF

Opcodes & Handling invalid cases

Invalid cases

- 1. Opcode bits are set to 110 or 111
- 2. red_op_A or red_op_B are set to high and the opcode is not OR or XOR operation

Output when invalid cases occurs

- 1. leds are blinking
- 2. out bits are set to low

	Opcode	Operation
0	000	OR
1	001	XOR
2	010	ADD
3	011	MULT
4	100	SHIFT (Shift output by 1 bit)
5	101	ROTATE (Rotate output by 1 bit)
6	110	Invalid opcode
7	111	Invalid opcode

Testbench:

- You are required to verify the functionality of the ALSU under the default configuration only.
- Note: Some of the verification requirements mentioned below are extracted from assignment 1 solution which was done using directed test case patterns, check it out if you have not already.

Requirements:

- Create a verification requirement document to support your verification planning, an example
 of the document can be found in the link <u>here</u>. Please copy this document to have your own
 version and fill the document with your verification requirements.
- Add comments in your testbench and class with the labels taken from your verification requirement document for easy tracking of the implementation of constraints, and functional coverage model.

Create a package that have a user defined enum opcode_e that takes the value of the opcode, you can name the invalid cases INVALID_6 and INVALID_7.

- 3. Create a class in the package to randomize the design inputs under the following constraints.
 - **1.** Reset to be asserted with a low probability that you decide.
 - 2. Constraint for adder inputs (A, B) to take the values (MAXPOS, ZERO and MAXNEG) more often than the other values when the ALU is addition or multiplication.
 - 3. In case of ALU opcode OR or XOR and red_op_A is high, constraint the input A most of the time to have one bit high in its 3 bits while constraining the B to be low
 - 4. In case of ALU opcode OR or XOR and red_op_B is high, constraint the input B most of the time to have one bit high in its 3 bits while constraining the A to be low
 - Invalid cases should occur less frequent than the valid cases
 - 6. bypass_A and bypass_B should be disabled most of the time
 - ✓ Do not constraint the inputs A or B when the operation is shift or rotate
 - 8. Create a fixed array of type opcode_e. constraint the elements of the array using foreach to have a unique valid value each time randomization occurs.
- 4. Functional coverage model in covergroup cvr_gp inside of the class. <u>You are free to breakdown the coverpoints mentioned below into multiple coverpoints if needed.</u>
 - 2 Coverpoints for ports A and B (A_cp and B_cp)
 - Coverpoint A cp will cover the following bins

Bins	Values	Comment
A_data_0	0	-
A_data_max	MAXPOS	-
A_data_min	MAXNEG	-
A_data_default	Remaining values	-
A_data_walkingones[]	001, 010, 100	If only the red_op_A is high

• Coverpoint B_cp will cover the following bins

Bins	Values	Comment
B_data_0	0	-
B_data_max	MAXPOS	-
B_data_min	MAXNEG	-
B_data_default	Remaining values	-
B_data_walkingones[]	001, 010, 100	If only the red_op_B is high
		and red_op_A is low

Create a cover point ALU_cp with the following bins

Bins	Values
Bins_shift[]	Generate bins for shift and rotate opcodes
Bins_arith[]	Generate bins for add and mult opcodes
Bins_bitwise[]	Generate bins for or and xor opcodes
Bins_invalid	Illegals bins for opcodes 6 or 7
Bins_trans	Transition from opcode $0 > 1 > 2 > 3 > 4 > 5$

Cross coverage

- 1. When the ALU is addition or multiplication, A and B should have taken all permutations of maxpos, maxneg and zero.
- .2. When the ALU is addition, c_in should have taken 0 or 1
- When the ALSU is shifting, then shift_in must take 0 or 1
 - 4. When the ALSU is shifting or rotating, then direction must take 0 or 1
- 5. When the ALSU is OR or XOR and red_op_A is asserted, then A took all walking one patterns (001, 010, and 100) while B is taking the value 0
- 6. When the ALSU is OR or XOR and red_op_B is asserted, then B took all walking one patterns (001, 010, and 100) while A is taking the value 0
 - 7. Covering the invalid case: reduction operation is activated while the opcode is not OR or XOR

In your testbench

- Use sample task to sample the values. Stop sampling the input values when the reset or the bypass A or the bypass B are asserted.
- Use 2 loops in your stimulus generation, the first loop will randomize the inputs and all
 constraints (numbered from 1 to 7) are enabled, disable constraint number 8 (check the
 previous page that has the constraints). After the first loop finishes, the second loop will
 start
- Before starting the second loop, disable all constraints, force rst, bypass_A, bypass_B, red_op_A and red_op_B to zero and enable constraint number 8. This loop will apply valid cases with randomized data inputs, constraint number 8 will return a unique sequence of valid opcodes, create a nested loop of 6 iterations inside the second loop to loop on that unique sequence of opcodes while keeping the other inputs having the same randomized value during the 6 iterations

- Check the code coverage and functional coverage reports and modify the testbench as necessary to achieve 100% code coverage and functional coverage. Don't use directed test patterns until you could not reach 100% functional coverage using the randomization.
- You can either create a Verilog design to instantiate as a golden model or create a task named golden_model to return the expected output values
- Report any bugs detected in the design and fix them

Note: You are free to add assertions, or more constraints or functional coverage points to enrich your verification. If you will add any, you must document this in your verification document.

Use a do file to compile the package, design and testbench then simulate and save the coverage. Finally generate the code and functional coverage report.

Deliverables:

One PDF file having the following

- 1. Testbench code
- 2. Package code
- 3. Design code
- 4. Snippet to your verification requirement document
- 5. Do file
- 6. Code Coverage & Functional Coverage report snippets
- 7. Bugs reported if any
- 8. QuestaSim snippets

