SV project - Synchronous FIFO

Abdelrahman Mohamed Ali

30 April, 2024

Gmail: <u>abdelrahmansalby23@gmail.com</u>

LinkedIn: <u>Abdelrahman Mohamed</u>

GitHub: Abdelrahman1810

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	asserted the reset at the first 5 clk cycle	Randomization with post_randomize dunction to make sure that at the first 5 clk cycle the reset will	included in covergroup CVG in coverpoint of reset named "rst cp"	
	mat a circ cycle	be low	or resectionical 1st_cp	
FIFO_2	Case: reset activated Check the sequential signal (wr_ack, overflow, underflow, data_out)	Randomization with post_randomize dunction to make sure that at the first 5 clk cycle the reset will be low	included as a coverpoint of reset and wr_ack, overflow, underflow, data_out included as a cross coverage to check that	Output Checked against golden model and checked with combinational assertion (label: assert_wr_akc_rst
	should be zero		signal will be in active when reset is active	assert_overflow_rst assert_underflow_rst assert_data_out_rst)
FIFO_3	Case: reset is activated the internal signal (wr_otr, rd_ptr and count) should be inactive	Randomization with post_randomize dunction to make sure that at the first 5 clk cycle the reset will be low	included as a coverpoint of rst_n No coverage for internal signal	Output checked with assertion (label: assert_count_rst, assert_wr_ptr_rst, assert_rd_ptr_rst)
FIFO_4	make reset Inactive most of the time	Randomization under constraint (label: CON_RESET) to make rst_n is active => 95%, and rst_n is Inactive => 5%	included in covergroup CVG in coverpoint of reset named "rst_cp"	
FIFO_5	Case: wr en = 1, rd en = 0,	Randomization under constraint (label:	Included a coverpoint wr_ack_cp.	Output
1110_3	full = 0, empty = 0. 1.Write operation done 2.wr_ack gets high 3.if count ==FIFO_DEPTH-1 4.then almostfull gets high	MY_CON_ONLEY_W) that constraint wr_en to be active and rd_en to be inactive	Included a coverpoint almostfull_cp. Included a cross almostfull & wr_en. Included a cross coverage wr_ack & wr_en.	Checked against golden model Checked by assertion Label: ack_active, almostfull_count
FIFO_6	Case: wr_en = 1, rd_en = 0, full = 1. 1.Write operation ignored 2.wr_ack gets low 3.overflow gets high	Randomization under constraint (label: MY_CON_ONLEY_W) that constraint wr_en to be active and rd_en to be inactive	Included a coverpoint overflow_cp Included a cross coverage overflow & wr_en.	Output Checked against golden model Checked by assertion label: ack_inactive overflow_active
FIFO_7	Case: wr_en = 1, rd_en = 0, empty = 1. 1.Write operation done 2.wr_ack gets high 3.empty gets low 4.almostempty gets high	Randomization under constraint (label: MY_CON_ONLEY_W) that constraint wr_en to be active and rd_en to be inactive	Included a coverpoint wr_ack_cp. Included a coverpoint for empty. Included a coverpoint almostempty_cp. Included a cross coverage wr_ack & empty (ack_empty_cross) Included a cross coverage almostempty & empty_(almostempty_empty_cross)	Output Checked against golden model Checked by assertion Label: ack_active, empty_inactive, almostempty_from_empty
FIFO_8	Case: wr_en = 1, rd_en = 0, almostfull = 1. 1.Write operation done 2.wr_ack gets high 3.almostfull gets low 4.count == FIFO_DEPTH so full gets high	Randomization under constraint (label: MY_CON_ONLEY_W) that constraint wr_en to be active and rd_en to be inactive	Included a coverpoint wr_ack_cp. Included a coverpoint full_cp. Included a coverpoint almostfull_cp. Included a cross coverage wr_ack & full (ack_full_wr_cross) Included a cross coverage almostfull & full (almostfull_full_cross)	Output Checked against golden model Checked by assertion Label: ack_inactive, almostempty_inactive, full_count
FIFO_9	Case: wr_en = 1, rd_en = 0, almostempty = 1. 1.Write operation done 2.wr_ack gets high almostempty gets low	Randomization under constraint (label: MY_CON_ONLEY_W) that constraint wr_en to be active and rd_en to be inactive	Included a coverpoint wr_ack_cp. Included a coverpoint almostempty_cp. Included a cross coverage wr_ack & empty (ack_empty_cross) Included a cross coverage almostempty & wr_ack (ack_almostempty_cross)	Output Checked against golden model Checked by assertion Label: almostempty_inactive
FIFO_10	Case: wr_en = 0, rd_en = 1, empty = 0, full = 0. 1.Read operation done 2.check data_out	Randomization under constraint (label: MY_CON_ONLEY_R) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint data_out_cp. Included a cross coverage data_out &rd_en	Output Checked against golden model Checked by assertion Label: almostempty_count
FIFO_11	Case: wr_en = 0, rd_en = 1, empty = 1. 1.Read operation ignored 2.Underflow gets high	Randomization under constraint (label: MY_CON_ONLEY_R) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint underflow_cp Included a cross coverage: underflow &rd_en, underflow ∅	Output Checked against golden model Checked by assertion Label: underflow_active
FIFO_12	Case: wr_en = 0, rd_en = 1, full = 1. 1.Read operation done 2.Check data_out 3.full gets low 4.almostfull gets high	Randomization under constraint (label: MY_CON_ONLEY_R) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint data_out_cp. Included a coverpoint full_cp. Included a coverpoint almostfull_cp. Included a cross coverage almostfull & full (almostfull_full_cross)	Output Checked against golden model Checked by assertion Label: almostfull_from_full
FIFO_13	Case: wr_en = 0, rd_en = 1, almostempty = 1. 1.Read operation done 2.Checked data_out 3.almostempty gets low 4.empty gets high	Randomization under constraint (label: MY_CON_ONLEY_R) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint data_out_cp. Included a coverpoint emoty_cp. Included a coverpoint almostempty_cp. Included a cross coverage almostempty & empty (ack_empty_cross)	Output Checked against golden model Checked by assertion Label: empty_from_almost
FIFO_14	Case: wr_en=0, rd_en = 1, almostfull = 1. 1.Read operation done 2.Checked data_out 3.almostfull gets low	Randomization under constraint (label: MY_CON_ONLEY_R) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint almostfull_cp. Included a cross coverage almostfull &rd_en (almostfull_cross)	Output Checked against golden model Checked by assertion Label: almostfull_inactive
FIFO_15	Case: wr_en=1, rd_en=1,	Randomization under constraint (label:	Included a coverpoint wr_ack_cp	Output
	full = 0, empty = 0. 1.write operation done 2.wr_ack gets high 3.read operation done 4.checked data_out	MY_CON_BOTH_ACTIVE) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint data_out_cp Included a cross coverage: wr_ack & wr_en (ack_wr_rd_cross). data_out≀_en&rd_en (data_out_cross).	Checked against golden model Checked by assertion Label: ack_active, count_noChange
EIEO 16	5.Count will not change Case: wr_en=1, rd_en=1,	Randomization under constraint (label:	Included a coverpoint data_out_cp.	Output
FIFO_16	case. wi_cii=1, iu_cii=1,	nanao.mzadon anaci constraint (label.	c.aaca a coverpoint data_out_cp.	Carput

	full = 1. 1.write operation ignored 2.wr_ack gets low 3.read operation done 4.checked data_out 5.full gets low 6.almostfull gets high 7.overflow gets high 8.count will decrement.	MY_CON_BOTH_ACTIVE) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint full_cp. Included a coverpoint almostfull_cp. Included a coverpoint overflow_cp. Included a cross coverage: data_out≀_en&rd_en (data_out_cross). almostfull & full (almostfull_full_cross) overflow& full (full_overflow_cross)	Checked against golden model Checked by assertion Label: ack_inactive, full_inactive, almostfull_from_full, overflow_active, count_dec
FIFO_17	Case: wr_en=1, rd_en=1, empty = 1. 1.write operation done 2.wr_ack gets high 3.read operation ignored 4.empty gets low 5.almostempty gets high 6.underflow gets high 7.count will increment.	Randomization under constraint (label: MY_CON_BOTH_ACTIVE) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint data_out_cp. Included a coverpoint wr_ack_cp. Included a coverpoint emoty_cp. Included a coverpoint almostempty_cp. Included a coverpoint underflow_cp. Included a cross coverage: data_out≀_en&rd_en (data_out_cross). underflow & emoty (empty_underflow_cross) emoty & almostempty (almostempty_empty_cross) wr_ack≀_en&rd_en (ack_wr_rd_cross)	Output Checked against golden model Checked by assertion Label: ack_active, empty_inactive, almostempty_from_empty, underflow_active, count_inc
FIFO_18	Case: wr_en=1, rd_en=1, almostfull = 1. 1.write operation done 2.wr_ack gets high 3.read operation done 4.checked data_out 5. almostfull remain high 6.count remain the same.	Randomization under constraint (label: MY_CON_BOTH_ACTIVE) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint data_out_cp. Included a coverpoint wr_ack_cp. Included a cross coverage: data_out≀_en&rd_en (data_out_cross). wr_ack≀_en&rd_en (ack_wr_rd_cross)	Output Checked against golden model Checked by assertion Label: ack_active, almostfull_noChange, count_noChange
FIFO_19	Case: wr_en=1, rd_en=1, almostempty = 1. 1.write operation done 2.wr_ack gets high 3.read operation done 4.checked data_out 5. almostempty remain high 6.count remain the same.	Randomization under constraint (label: MY_CON_BOTH_ACTIVE) that constraint wr_en to be inactive and rd_en to be active	Included a coverpoint data_out_cp. Included a coverpoint wr_ack_cp. Included a cross coverage: data_out≀_en&rd_en (data_out_cross). wr_ack≀_en&rd_en (ack_wr_rd_cross)	Output Checked against golden model Checked by assertion Label: ack_active, almostempty_noChange, count_noChange

/// Do file

```
vlib work
vlog -coveropt 3 +cover +acc {Codes\package\shared_pkg.sv}
vlog -coveropt 3 +cover +acc {Codes\package\transaction_pkg.sv}
vlog -coveropt 3 +cover +acc {Codes\package\coverage_pkg.sv}
vlog -coveropt 3 +cover +acc {Codes\package\scoreboard_pkg.sv}
vlog -coveropt 3 +cover +acc {Codes\interface\FIFO interface.SV}
# adding "+define+SIM" to enable assertion if not then don't forget to comment <add wave <assertion label>>
vlog +define+SIM -coveropt 3 +cover +acc {Codes\design\FIFO.sv}
 vlog -coveropt 3 +cover +acc {Codes\reference\FIFO_ref.sv}
vlog -coveropt 3 +cover +acc {Codes\testbench\testbench.sv}
# this module to test the refrence model
vlog -coveropt 3 +cover +acc {Codes\top\top.sv}
 add wave
add wave -position 1 -color white sim:/top/F_if/clk
add wave -position 2 -radix unsigned sim:/top/F_if/rst_n
add wave -position 3 -radix unsigned sim:/top/F_if/wr_en
add wave -position 4 -radix unsigned sim:/top/F_if/de_n
add wave -position 5 -radix hexadecimal sim:/top/F_if/data_in
add wave -position 5 -radix hexadecimal sim:/top/F_if/data_in
add wave -position 6 -color yellow -radix hexadecimal sim:/top/F_if/data_out
add wave -position 7 -color Orchid -radix hexadecimal sim:/top/F_if/data_out_ref
add wave -position 8 -color yellow -radix unsigned sim:/top/F_if/wr_ack
add wave -position 9 -color Orchid -radix unsigned sim:/top/F_if/wr_ack_ref
add wave -position 12 -color yellow -radix unsigned sim:/top/F_if/full_ref
add wave -position 13 -color Orchid -radix unsigned sim:/top/F_if/full_ref
add wave -position 14 -color yellow -radix unsigned sim:/top/F_if/empty
add wave -position 15 -color Orchid -radix unsigned sim:/top/F_if/empty_ref
add wave -position 16 -color yellow -radix unsigned sim:/top/F_if/almostfull
add wave -position 17 -color Orchid -radix unsigned sim:/top/F_if/almostfull_ref
add wave -position 18 -color yellow -radix unsigned sim:/top/F_if/almostempty
add wave -position 19 -color Orchid -radix unsigned sim:/top/F_if/almostempty_ref
add wave -position 20 -color yellow -radix unsigned sim:/top/F_if/almostempty_ref
add wave -position 21 -color Orchid -radix unsigned sim:/top/F_if/overflow_ref
add wave -position 21 -color Orchid -radix unsigned sim:/top/F_if/overflow_ref
add wave -position 22 -color yellow -radix unsigned sim:/top/F_if/overflow_ref
 add wave -position 22 -color yellow -radix unsigned sim:/top/F_if/underflow add wave -position 23 -color Orchid -radix unsigned sim:/top/F_if/underflow_ref
 add wave -position 24 -radix unsigned sim:/top/dut/count
   vcop Action toggleleafnames
 add wave /top/dut/rst_n_assert/assert_almostfull_rst
add wave /top/dut/rst_n_assert/assert_empty_rst
 add wave /top/dut/rst n assert/assert almostempty rst
 add wave /top/dut/full_count
add wave /top/dut/full_from_almost
 add wave /top/dut/full_noChange
add wave /top/dut/full_inactive
 add wave /top/dut/ack_active
 add wave /top/dut/ack_inactive
  add wave /top/dut/almostfull_count
 add wave /top/dut/almostfull_from_full add wave /top/dut/almostfull_noChange
 add wave /top/dut/almostfull_inactive
  add wave /top/dut/overflow_active
 add wave /top/dut/overflow_wr_in add wave /top/dut/overflow_Nfull
  add wave /top/dut/almostempty_count
 add wave /top/dut/almostempty_noChange add wave /top/dut/almostempty_from_empty
 add wave /top/dut/almostempty_inactive
  add wave /top/dut/empty_count
 add wave /top/dut/empty_noChaneg
add wave /top/dut/empty_from_almost
 add wave /top/dut/empty_inactive
 add wave /top/dut/underflow_active add wave /top/dut/underflow_Nempty
 add wave /top/dut/underflow_Nrd
   add wave /top/dut/count_inc
 add wave /top/dut/count_dec add wave /top/dut/count_noChange
 add wave /top/dut/inc_rd_ptr_assert
```

```
add wave /top/dut/rst_n_assert/assert_count_rst
add wave /top/dut/rst_n_assert/assert_wr_ptr_rst
add wave /top/dut/rst_n_assert/assert_mt_ptr_rst
add wave /top/dut/rst_n_assert/assert_wr_akc_rst
add wave /top/dut/rst_n_assert/assert_wr_akc_rst
add wave /top/dut/rst_n_assert/assert_underflow_rst
add wave /top/dut/rst_n_assert/assert_underflow_rst
add wave /top/dut/rst_n_assert/assert_data_out_rst

run -all
vsim -coverage -vopt work.top -c -do "coverage save -onexit -du FIFO -directive -codeAll cover.ucdb; run -all"
coverage report -detail -cvg -directive -comments -output {Reports/Coverage group report/COV_GRP_FIFO.txt} {}
# if you want to see waveform you have top comment "quit -sim" instruction
quit -sim
vcover report -oterail -cvg -details -all -annotate -output {Reports/code coverage report/CODE_COVER_FIFO.txt}
vcover report -html cover.ucdb -output {Reports/code_cover_report_html/.}
```

/// Interface

```
nterface FIFO_interface (clk);
mport shared_pkg::*;
   input bit clk;
   reg [FIFO_WIDTH-1:0] data_out;
   reg wr_ack, overflow;
reg full, empty, almostfull, almostempty, underflow;
   reg [FIFO_WIDTH-1:0] data_out_ref;
   reg wr_ack_ref, overflow_ref;
   reg full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
        input clk,
input data_in, rst_n, wr_en, rd_en,
        output data_out,
        output wr_ack, overflow, output full, empty, almostfull, almostempty, underflow
        input clk,
input data_in, rst_n, wr_en, rd_en,
        output data_out_ref,
output wr_ack_ref, overflow_ref,
output full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref
        input clk,
        input wr_ack, overflow,
input full, empty, almostfull, almostempty, underflow,
         input data_ou_rer,
input wr_ack ref, overflow_ref,
input full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref,
        input clk,
input data_in, rst_n, wr_en, rd_en,
        input wr_ack, overflow,
input full, empty, almostfull, almostempty, underflow,
        input data_out_ref,
input wr_ack_ref, overflow_ref,
input full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref
```

/// FIFO design after fixing

```
module FIFO(FIFO_interface.DUT F_if);
 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
  reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
 always @(posedge F_if.clk or negedge F_if.rst_n) begin
if (IF_if.rst_n) begin
wr_ptr <= 0;
F_if.wr_ack <= 0; // FIX
F_if.overflow <= 0; // FIX</pre>
         end
end
else if (F_if.wr_en && count < FIFO_DEPTH) begin
mem[wr_ptr] <= F_if.data_in;
F_if.wr_ack <= 1;
wr_ptr <= wr_ptr + 1;
F_if.overflow <= 0; // FIX</pre>
                   F_if.wr_ack <= 0;
if (F_if.full && F_if.wr_en)// FIX
    F_if.overflow <= 1;</pre>
 always @(posedge F_if.clk or negedge F_if.rst_n) begin
   if (!F_if.rst_n) begin
    rd_ptr <= 0;
   F_if.underflow <= 0;// FIX
   F_if.data_out <= 0;// FIX</pre>
          end
else if (F_if.rd_en && count != 0) begin
                   F_if.data_out <= mem[rd_ptr];
rd_ptr <= rd_ptr + 1;
F_if.underflow <= 0; // FIX
         else begin // FIX
if (F_if.empty && F_if.rd_en)// FIX
F_if.underflow <= 1;// FIX
         r_ir.underflow <= 1;// FIX
else // FIX
F_if.underflow <= 0;// FIX
end // FIX
 always @(posedge F_if.clk or negedge F_if.rst_n) begin
   if (!F_if.rst_n) begin
      count <= 0;</pre>
                 se begin
  if (({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.full) // FIX
      count <= count - 1; // FIX
  else if (({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.empty) // FIX
      count <= count + 1; // FIX
  else if ( ({F_if.wr_en, F_if.rd_en} == 2'b10) && !F_if.full)
      count <= count + 1;
  else if ( ({F_if.wr_en, F_if.rd_en} == 2'b11) && !F_if.empty)
      count <= count - 1;
}</pre>
assign F_if.full = (count == FIFO_DEPTH)? 1 : 0;
assign F_if.empty = (count == 0 && F_if.rst_n)? 1 : 0; // FIX
assign F_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
assign F_if.almostempty = (count == 1)? 1 : 0;
```

/// ** Sequence ** //

```
equence same_seq;
(F_if.rd_en && F_if.wr_en && !F_if.empty && !F_if.full);
nosequence
sequence almE_wr_Nrd; // almostempty and write but NOT read
(F_if.almostempty && F_if.wr_en && !F_if.rd_en);
ndsequence
equence F_wr; // full and write
(F_if.full && F_if.wr_en);
endsequence E_wr; // empty and write
   (F_if.empty && F_if.wr_en);
sequence E_rd; // empty and write 
(F_if.empty && F_if.rd_en);
   sequence
uence NF_wr; // NOT full and write
  (!F_if.full && F_if.wr_en);
requence F_rd; // full and read (F_if.full && F_if.rd_en);
equence almE_Nwr_rd; // alostempty and read but NOT write
    (F_if.almostempty && !F_if.wr_en && F_if.rd_en);
    uence almF_Nwr_rd; // alostfull and read but NOT write (F_if.almostempty && !F_if.wr_en && F_if.rd_en);
equence almF_wr_Nrd; // almostfull and write but NOT read
    (F_if.wr_en && F_if.almostfull && !F_if.rd_en);
equence w_ptr_seq;
    (F_if.wr_en && count < FIFO_DEPTH);
ndsequence
equence inc_rd_ptr_rslt;
    ($past(rd_ptr)+1 == rd_ptr)||($past(rd_ptr)==FIF0_DEPTH-1);
// ($past(rd_ptr)==FIF0_DEPTH-1) => becouse for questa when
     // when past(rd_ptr) = 7 then past(rd_ptr) + 1 = 0 (3-bit) // for questa past(rd_ptr) + 1 = 8
```

/// ** Assertion Internal signal and reset assertion **//

```
// ASSERTION
// Internal signal assertion
count_inc: assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (F_if.wr_en && !F_if.rd_en && !F_if.full) |=> ($past(count)+1 == count));
count_dec: assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (!F_if.wr_en && F_if.rd_en && !F_if.empty)|=> ($past(count)-1 == count));
count_noChange: assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) same_seq |=> ($past(count) == count));

inc_wr_ptr_assert: assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) w_ptr_seq |=> ($past(wr_ptr)+1 == wr_ptr) || ($past(wr_ptr) == FIFO_DEPTH-1) );
inc_nd_ptr_assert: assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (F_if.rd_en && count != 0) |=> inc_nd_ptr_rst );

always_comb begin : rst_n_assert
if (!F_if.rst_n) begin
assert_ur_ptr_rst: assert final (count == 0);
assert_wr_ptr_rst: assert final (wr_ptr == 0);
assert_wr_ptr_rst: assert final (rf_if.wr_ack == 0);
assert_dptr_rst: assert final (F_if.ounderflow == 0);
assert_underflow_rst: assert final (F_if.data_out == 0);
assert_data_out_rst: assert final (F_if.data_out == 0);
assert_data_out_rst: assert final (F_if.full == 0);
assert_almostfull_rst: assert final (F_if.almostfull == 0);
assert_almostfull_rst: assert final (F_if.elf.pl == 0);
assert_almostfull_rst: assert final (F_if.elf.pl == 0);
assert_almostfull_rst: assert final (F_if.elf.pl == 0);
assert_almostfull_rst: assert_almostfull_rst: assert_almostfull_rst.assert_almostfull_rst.assert_almostfull_rst.assert_almostfull_rst.assert_almostfull_rst.assert_almostfull_rst.assert_almostfull_
```

/// ** Global signal Assertion **//

```
// Global signal assertion
// full
full_count: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n) (count >= FIF0_DEPTH) |-> F_if.full);
full_form_almost:assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] almE_wn_Nrd |=> F_if.full);
full_inchange: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] alme_wn_Nrd |=> F_if.full);
full_inactive: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] F_rd |=> F_if.wn_ack);
ack_inactive: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] F_rd |=> F_if.wn_ack);
ack_inactive: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] F_wn |=> F_if.wn_ack);
ack_inactive: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] F_wn |=> F_if.wn_ack);
almostfull_count: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] F_wn |=> F_if.wn_ack);
almostfull_inchange: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] F_wn |=> F_if.wn_ack);
almostfull_inchange: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] S_wn_exe|=> Spast(F_if.almostfull) == F_if.almostfull);
almostfull_inactive: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] s_wn_exe|=> Spast(F_if.almostfull) == F_if.almostfull);
almostfull_inactive: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n] F_wn |=> F_if.overflow);
almostempty almostempty (@(posedge F_if.clk) disable iff([F_if.rst_n] F_wn |=> F_if.overflow));
almostempty (wn almostempty G_if(posedge F_if.clk) disable iff([F_if.rst_n] S_wn exe|=> (Spast(F_if.wn exempty));
almostempty produmpty: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n]) s_wn exe|=> (Spast(F_if.almostempty));
almostempty produmpty: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n]) s_wn exe|=> (Spast(F_if.empty) == F_if.almostempty));
almostempty produmpty: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n]) s_wn exe|=> (Spast(F_if.empty) == F_if.empty));
empty_nochange: assert property (@(posedge F_if.clk) disable iff([F_if.rst_n]) s_wn ex
```

Coverage Directives

```
// Coverage
// Internal signal assertion
count_inc_cover: cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (F_if.wr_en && !F_if.rd_en && !F_if.full) |=> ($past(count)+1 == count));
count_dec_cover: cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (!F_if.wr_en && _if.rd_en && !F_if.empty)|=> ($past(count)-1 == count));
count_nochange_cover: cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) same_seq |=> ($past(count) == count));

inc_wr_ptr_cover: cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) w_ptr_seq |=> ($past(wr_ptr)+1 == wr_ptr) || ($past(wr_ptr) == FIFO_DEPTH-1) );
inc_wr_ptr_cover: cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (F_if.rd_en && count != 0) |=> inc_rd_ptr_rslt );

always_comb begin : rst_n_cover
    if (!F_if.rst_n) begin
        cover_wr_ptr_pst: cover final (count == 0);
        cover_wr_ptr_pst: cover final (wr_ptr == 0);
        cover_wr_ptr_pst: cover final (F_if.wr_ack == 0);
        cover_wr_akc_pst: cover final (F_if.wr_ack == 0);
        cover_deta_out_rst: cover final (F_if.data_out == 0);

        cover_data_out_rst: cover final (F_if.full == 0);
        cover_almostfull_rst: cover final (F_if.empty == 0);
        end
    end

// Global signal cover
// full
full_count_cover: cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (count >= FIFO_DEPTH) |-> F_if.full);
full_form_almost_cover:cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (count >= FIFO_DEPTH) |-> F_if.full);
full_form_almost_cover:cover property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (count >= FIFO_DEPTH) |-> F_if.full);
```

```
full_nothange_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) same_seq |=> |F_if.full);
full_inactive_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) F_rd |=> |F_if.full);

// w_ack
ack_active_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) NF_wr |=> F_if.w_ack);
ack_inactive_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) F_wr |=> |F_if.w_ack);

// almostfull_count_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) F_wr |=> |F_if.w_ack);

// almostfull_count_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) F_wr |=> |F_if.ell_(F_if.fi.ell) &8 stose(F_if.almostfull)));

almostfull_inactive_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) AlmF_Ner_d |=> |F_if.almostfull) == |F_if.almostfull);

almostfull_inactive_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) AlmF_Ner_d |=> |F_if.almostfull) |== |F_if.almostfull);

// overflow

overflow_wrin_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.overflow);

overflow_wrin_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.overflow);

overflow_wrin_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.overflow);

// almostempty

almostempty_count_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.almostempty) |=> |F_if.almostempty);

// almostempty_count_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.almostempty) |== |F_if.almostempty);

almostempty_count_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.almostempty) |== |F_if.almostempty);

almostempty_count_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.empty) |== |F_if.empty);

empty_ron_almost_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst_n) |=> |F_if.empty) |== |F_if.empty);

empty_count_cover: cover property (@(posedge F_if.clk) disable iff((F_if.rst
```

/// shared_pkg

```
package shared_pig;
    parameter FIFO_MDTH = 16;
    parameter FIFO_DEPTH = 8;
    parameter ACTIVE = 1;
    parameter INACTIVE = 0;

    int WR_EN_ON_DIST = 78;
    int ROSE(N_OIST) = 38;
    int ROSE(N_OIST) = 38;
    int ROSE(N_OIST) = 38;
    int ROSE(N_OIST) = 38;
    parameter PERO = 0;
    parameter PERO = 0;
    parameter PERO = 0;
    parameter PERO = 0;
    parameter PMA = (2**FIFO_DEPTH) = 1;
    reg [FIFO_MIDTH-1:0] one_bit_high [16] = '(16'hl, 16'hl, 16
```

/// transaction_pkg

```
package transaction_pkg;
import shared_pkg::*;
      rand bit [FIFO_WIDTH-1:0] data_in;
rand bit rst_n, wr_en, rd_en;
// bit clk;
    output
bit [FIFO_WIDTH-1:0] data_out;
      bit wr_ack, overflow;
bit full, empty, almostfull, almostempty, underflow;
bit toggle;
// Costraint Block
// requirement constraint
constraint CON_RESET {
    rst_n dist {1:=100-RESET_ACTIVE, 0:=RESET_ACTIVE};
       ,
constraint CON_W_R_DIST {
   wr_en dist {ACTIVE:=WR_EN_ON_DIST, INACTIVE:=100-WR_EN_ON_DIST};
   rd_en dist {ACTIVE:=RD_EN_ON_DIST, INACTIVE:=100-RD_EN_ON_DIST};
      // constraint to assert onley write with constraint one bit high to data_in
constraint MY_CON_ONLEY_W {
   wr_en == ACTIVE;
   rd_en == INACTIVE;
              wr_en == INACTIVE;
rd_en == ACTIVE;
      // constraint to Toggle write and read enable
constraint MY_CON_OPPSITE {
    wr_en == ~rd_en;
}
      // constraint to make write and read active at the same time
constraint MY_CON_BOTH_ACTIVE {
   wr_en == ACTIVE;
   rd_en == ACTIVE;
       constraint CON_DATA_OUT_M_Z{
    ((data_in == ZERO) || (data_in == MAX));
      int wr_old = 0, rd_old = 0;
function void pre_randomize();
  wr_old = wr_en;
  rd_old = rd_en;
      // I want to assert rst for the first 5 clk cycle
int first_rst = 0;
function void post_randomize();
   if (first_rst <= 5) begin
        first_rst++;</pre>
              rst_rst+
rst_n = 0;
end
              if (toggle) begin
   wr_en = ~wr_old;
   rd_en = ~rd_old;
end
```

```
function void assigned_values(
    // output
    output bit [FIFO_MIDTH-1:0] data_in,
    output bit rst_n, wn_en, rd_en,

    // input
    input bit [FIFO_MIDTH-1:0] data_out,
    input bit wn_ack, overflow,
    input bit full, empty, almostfull, almostempty, underflow
);

    // output
    data_in = this.data_in;
    rst_n = this.rst_n;
    wn_en = this.wt_en;
    rd_en = this.rd_en;

    // input
    this.data_out = data_out;
    this.wn_ack = wn_ack;
    this.overflow = overflow;
    this.empty = empty;
    this.almostfull = almostfull;
    this.underflow = underflow;
    endfunction
    function new();
    endfunction //new()
endfunction //new()
endclass //FIFO_transaction
endpackage
```

/// scoreboard pkg

```
import transaction_pkg::*;
import shared_pkg::*;
lass FIFO scoreboard;
      bit [FIFO_WIDTH-1:0] data_in;
      bit [FIFO_WIDTH-1:0] data_out_ref;
      bit wr_ack_ref, overflow_ref;
bit full_ref, empty_ref, almostfull_ref;
bit almostempty_ref, underflow_ref;
     function void reference_model(
  input bit [FIFO_wIDTH-1:0] data_out_,
  input bit wr_ack_, overflow_, full_, empty_,
  input bit almostfull_, almostempty_, underflow_
                                               = data_out_;
= wr_ack_;
= overflow_;
= full_;
              data_out_ref
wr_ack_ref
              overflow_ref
full_ref
               empty_ref
                                                 = empty_
              empty_ref = empty_;
almostfull_ref = almostfull_;
almostempty_ref = almostempty_;
underflow_ref = underflow_;
function // reference_model()
      end
display_errors(wr_ack_ref, F_txn.wr_ack, "wr_ack");
display_errors(full_ref, F_txn.full, "full");
display_errors(empty_ref, F_txn.empty, "empty");
display_errors(almostfull_ref, F_txn.almostfull, "almostfull");
display_errors(almostempty_ref, F_txn.almostempty, "almostempty");
display_errors(overflow_ref, F_txn.overflow, "overflow");
display_errors(underflow_ref, F_txn.underflow, "underflow");
if (inc_correct_counter == 7) begin
correct_counter++:
                      correct_counter++;
inc_correct_counter = 0;
      function void display_errors (input bit gld, dut, input string x);
              if (gld!=dut) begin
    $error("%s = %0d, %s_ref = %0d", x, dut, x, gld);
               end else
```

```
package coverage_pkg;
import transaction_pkg::*;
import shared_pkg::*;
class FIFO_coverage;
FIFO_transaction F_cvg_txn = new();
     rst_n coverage
rst_cp: coverpoint F_cvg_txn.rst_n{
                    bins active = {0};
bins inactive = {1};
bins inactive_to_active = (1 => 0);
bins active_to_inactive = (0 => 1);
     data_out bus coverpoint
data_out_cp: coverpoint F_cvg_txn.data_out{
  bins one_bit_H[] = one_bit_high;
  bins zero = {ZERO};
  bins max = {MAX};
  bins others = default;
     wr_ack_cp: coverpoint F_cvg_txn.wr_ack{
    bins active = {1};
    bins inactive = {0};
    bins active_to_active = (0 => 1);
    bins active_to_inactive = (1 => 0);
             coverpoint F_cvg_txn.empty{
             bins inactive = {0};
bins active_to_inactive = (1 => 0);
bins inactive_to_active = (0 => 1);
      almostfull_cp: coverpoint F_cvg_txn.almostfull{
bins active = {1};
bins inactive = {0};
bins active_to_inactive = (1 => 0);
bins inactive_to_active = (0 => 1);
       almostempty_cp: coverpoint F_cvg_txn.almostempty{
             bins active = {1};
bins inactive = {0};
bins active_to_inactive = (1 => 0);
bins inactive_to_active = (0 => 1);
      Junderflow_cp: coverpoint F_cvg_txn.underflow{
  bins active = {1};
  bins inactive = {0};
      poverflow_cp: coverpoint F_cvg_txn.overflow{
  bins active = {1};
  bins inactive = {0};
      ack_rst_cross: cross rst_cp, wr_ack_cp {
   bins rst_ack = binsof(rst_cp.active) && binsof(wr_ack_cp.inactive);
   option.cross_auto_bin_max = 0;
      // wr_en and rd_en ** requirement **
ack_wr_rd_cross: cross wr_ack_cp, wr_en_cp, rd_en_cp;
       ack_full_wr_cross: cross wr_ack_cp, wr_en_cp, full_cp{
```

```
bins A_ack_A_wr_I_full = binsof(wr_ack_cp.active)
                                                    && binsof(wr_en_cp.active)
       && binsof(full_cp.inactive);
bins ack_full = binsof(wr_ack_cp.active) && binsof(full_cp.inactive);
bins A_ack_A_full_trans = binsof(wr_ack_cp.inactive_to_active) && binsof(full_cp.inactive_to_active);
        option.cross auto bin max = 0;
ack_empty_cross: cross empty_cp, wr_ack_cp {
   bins emptyTRANS_ackAC = binsof(wr_ack_cp.active) && binsof(empty_cp.active_to_inactive);
// damostempty
ack_almostempty_cross: cross almostempty_cp, wr_ack_cp {
    bins Aack_Ialmostempty = binsof(wr_ack_cp.active) && binsof(almostempty_cp.inactive);
    option.cross_auto_bin_max = 0;
// rst_transaction
rst_full_cross: cross full_cp, rst_cp{
  bins trans_rst_full = binsof(full_cp.active_to_inactive) && binsof(rst_cp.inactive_to_active);
        option.cross_auto_bin_max = 0;
full_cross: cross full_cp, wr_en_cp, rd_en_cp;
almostfull_full_cross: cross almostfull_cp, full_cp{
   bins trans_almostfull_to_full = binsof(almostfull_cp.active_to_inactive) && binsof(full_cp.inactive_to_active);
   bins trans_full_to_almostfull = binsof(almostfull_cp.inactive_to_active) && binsof(full_cp.active_to_inactive);
       option.cross_auto_bin_max = 0;
      crossing to detect when overflow and full both active
full_overflow_cross: cross overflow_cp, full_cp(
bins overflow_full = binsof(overflow_cp.active) && binsof(full_cp.active);
       option.cross_auto_bin_max = 0;
bins rst_empty = binsof(empty_cp, rst_cp {
   bins rst_empty = binsof(empty_cp.active) && binsof(rst_cp.active);
   option.cross_auto_bin_max = 0;
// crossing to detect when almostemply them
// and oppesite operation
almostempty_empty_cross: cross almostempty_cp, empty_cp{
   bins trans_almostempty_to_empty = binsof(almostempty_cp.active_to_inactive) && binsof(empty_cp.inactive_to_active);
   bins trans_empty_to_almostempty = binsof(almostempty_cp.inactive_to_active) && binsof(empty_cp.active_to_inactive);
   option.cross_auto_bin_max = 0;
// rd_en and wr_en
empty_cross: cross empty_cp, wr_en_cp, rd_en_cp;
// crossing to detect when underflow and empty both active
empty_underflow_cross: cross underflow_cp, empty_cp{
   bins underflow_empty = binsof(underflow_cp.active) && binsof(empty_cp.active);
       option.cross_auto_bin_max = 0;
       bins rst_ack = binsof(rst_cp.active) && binsof(overflow_cp.inactive);
option.cross auto bin max = 0;
// m_casing to detect when overflow and write enabe both active
wr_overflow_cross: cross wr_en_cp, rd_en_cp, overflow_cp{
   bins both_high = binsof(wr_en_cp.active) && binsof(overflow_cp.active);
rst_underflow_cross: cross rst_cp, underflow_cp {
   bins rst_ack = binsof(rst_cp.active) && binsof(underflow_cp.inactive);
rd_underflow_cross: cross wr_en_cp, rd_en_cp, underflow_cp{
    bins both_high = binsof(rd_en_cp.active) & binsof(underflow_cp.active);
```

```
// almostempty signal
/ rst_almostempty ress; cross rst_cp, almostempty.cp(
    bin rst_almostempty = binsef(rst_cp.active) && binsef(almostempty_cp.inactive);
    option.cross_auto_bin_max = 0;
}

// rd_cm and wn.cm

almostempty couns; cross wn.cm, rd.em, cp. almostempty.cp(
    bins both_ier.high = binsef(rem.em, cative) && binsef(almostempty.cp.active);
    bins Nalmostempt_are = binsef(rem.cp.active) && binsef(almostempty.cp.active);
    bins Nalmostempt_are = binsef(rem.cp.active) && binsef(almostempty.cp.active);
    bins Nalmostempt_are = binsef(red.em.cp.active) && binsef(almostempty.cp.active);
}

// almostfull signal
// rst
rst_almostfull = binsef(rst_cp.active) && binsef(almostempty.cp.inactive);
}

// wn.em and rd_em

almostfull_cross: cross rst_cp, almostfull_cp(
    bins rst_almostfull_bin_max = 0;
}

// wn.em and rd_em

almostfull_cross: cross wm.em_cp, rd.em.cp.active) && binsef(almostfull_cp.active);
bins Inalmostfull_Are = binsef(rem.cp.active) && binsef(almostfull_cp.active);
bins Dinalmostfull_Are = binsef(rem.cp.active) && binsef(almostfull_cp.active);

bins Dinalmostfull_Are = binsef(rem.cp.active) && binsef(almostfull_cp.active);

bins Dinalmostfull_Are = binsef(rem.cp.active) && binsef(almostfull_cp.active);

bins Dinalmostfull_Are = binsef(rem.cp.active) && binsef(almostfull_cp.active);

// cat_out bus

// rete = trt_cm.em.cp. rem.cp. rem.cp.
```

/// golden model design

```
import shared_big::f;
module FIFO_ref(FIFO_interface.REF_if);
module FIFO_ref(FIFO_reface.REF_if);
module FIFO_ref(FIFO_reface.REF_if);
module FIFO_ref(FIFO_reface.REF_if);
module FIFO_ref(FIFO_reface.REF_if);
module FIFO_reface.REF_if);
module FIFO_ref
```

/// monitor

```
import shared_pkg::*;
import scoreboard_pkg::*;
import transaction_pkg::*;
import coverage_pkg::*;
                             FIFO_transaction tr;
FIFO_scoreboard sb;
initial begin
    tr = new();
    sb = new();
    cov = new();
    forever begin
                                                                                                       // input
tr.data_in = F_if.data_in;
tr.rst_n = F_if.rst_n;
tr.wr_en = F_if.wr_en;
tr.rd_en = F_if.rd_en;
                                                                                                       // output
tr.data_out = F_if.data_out;
tr.wr_ack = F_if.wr_ack;
tr.overflow = F_if.overflow;
tr.full = F_if.full;
tr.empty = F_if.empty;
tr.almostfull = F_if.almostfull;
tr.almostempty = F_if.almostempty;
tr.underflow = F_if.underflow;
                                                                                                                                            in
sb.reference_model(
F_if.data_out_ref, F_if.wr_ack_ref, F_if.overflow_ref,
F_if.full_ref, F_if.empty_ref, F_if.almostfull_ref,
F_if.almostempty_ref, F_if.underflow_ref
                                                                                                         \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{"\colored}}}\); \(\frac{\text{display(\text{"\colored}}}{\text{display(\text{\colored}}}\); \(\frac{\text{display(\text{\colored}}}{\text{display(\text{\colored}}}\); \(\frac{\text{display(\text{\colored}}}{\text{display(\text{\colored}}}\); \(\frac{\text{display(\text{\colored}}}{\text{display(\text{\colored}}}\); \(\frac{\text{display(\text{\colored}}}{\text{disp
```

/// testbench

```
import shared_pkg::*;
import transaction_pkg::*;
 module testbench (FIFO_interface.TEST F_if);
FIFO_transaction tr = new();
  initial begin
   // All constraint
// tr.CONSTRAINT_NAME.constraint_mode(0); => Turn OFF specific constraint
// tr.CONSTRAINT_NAME.constraint_mode(1); => Turn ON specific constraint
// disable all constraint
tr.constraint_mode(0);
 tr.CON_RESET.constraint_mode(1);
tr.CON_W_R_DIST.constraint_mode(1);
$display("%0t: Turn ON CON_W_R_DIST",$time);
tr.CON_DATA_OUT_ONE_BIT.constraint_mode(1); // ON constraint data_in to be only one bit high
$display("%0t: Turn ON CON_DATA_OUT_ONE_BIT",$time);
repeat(LOOP2) randomization;

$display("%0t: Turn OFF CON_DATA_OUT_ONE_BIT",$time);

tr.CON_DATA_OUT_ONE_BIT.constraint_mode(0); // OFF constraint data_in to be only one bit high
tr.CON_DATA_OUT_M_Z.constraint_mode(1); // ON constraint data_in to be MAX or ZERO
$display("%0t: Turn ON CON_DATA_OUT_M_Z ",$time);
    repeat(LOOP1) randomization;
$display("%0t: Turn OFF CON_DATA_OUT_M_Z ",$time);
tr.CON_DATA_OUT_M_Z.constraint_mode(0); // OFF constraint data_in to be MAX or ZERO
$display("%0t: Turn OFF CON_W_R_DIST",$time);
tr.CON_W_R_DIST.constraint_mode(0); // turn OFF requirement constraint
tr.MY_CON_ONLEY_W.constraint_mode(1);
$display("%0t: Turn ON MY_CON_ONLEY_W",$time);
 repeat(FIFO_DEPTH) randomization;
$display("%0t: Turn OFF MY_CON_ONLEY_W",$time);
tr.MY_CON_ONLEY_W.constraint_mode(0);
// Turn on My_COM_ONLEY_W constraint => wr_en au
tr.My_COM_ONLEY_W.constraint_mode(1);
$display("%0t: Turn ON MY_COM_ONLEY_W",$time);
repeat(FIFO_DEPTH *4) randomization;
$display("%0t: Turn OFF MY_COM_ONLEY_W",$time);
tr.MY_COM_ONLEY_W.constraint_mode(0);
                   on MY CON ONLEY R constraint
 tr.MY_CON_ONLEY_R.constraint_mode(1);
$display("%0t: Turn ON MY_COM_ONLEY_R",$time);
repeat(FIFO_DEPTH-1) randomization;
$display("%0t: Turn OFF MY_COM_ONLEY_R",$time);
tr.MY_CON_ONLEY_R.constraint_mode(0);
 // turn on MY_CON_BOTH_ACTIVE constraint => rd_en always active, wr_en always active tr.MY_CON_BOTH_ACTIVE.constraint_mode(1);
tr.m-_com_sofra_Active.constraint_mode(1);

display("%0t: Turn ON MY_CON_BOTH_ACTIVE",$time);
    repeat(LOOP1) randomization;

$display("%0t: Turn OFF MY_CON_BOTH_ACTIVE",$time);
    tr.MY_CON_BOTH_ACTIVE.constraint_mode(0);
fr.MY_COM_OPPSITE.constraint_mode(1);
$display("%0t: Turn ON MY_COM_OPPSITE",$time);
    repeat(LOOP1) randomization;
$display("%0t: Turn OFF MY_CON_OPPSITE",$time);
tr.MY CON OPPSITE.constraint mode(θ);
tr.toggle = 1;
$display("%0t: Turn ON Toggle",$time);
repeat(LOOP1) randomization;
$display("%0t: Turn OFF Toggle",$time);
tr.toggle = 0;
   / turn on MY CON ONLEY R constraint => rd en always active, wr en always inactive
// turn on my com_onter_r constraint => ro_en at tr.MY_CON_ONLEY_R.constraint_mode(1); $display("%0t: Turn ON MY_CON_ONLEY_R", $time); repeat(FIFO_DEPTH * 5) randomization; $display("%0t: Turn OFF MY_CON_ONLEY_R", $time); tr.MY_CON_ONLEY_R.constraint_mode(0);
```

```
tr.MY_CON_ONLEY_W.constraint_mode(1);
$display("%0t: Turn ON MY_CON_ONLEY_W",$time);
repeat(FIFO_DEPTH - 1) randomization;
$display("%0t: Turn OFF MY_CON_ONLEY_W",$time);
tr.MY_CON_ONLEY_W.constraint_mode(0);
// turn on MY_CON_BOTH_ACTIVE constraint => rd_en always active, wr_en always active
tr.MY_CON_BOTH_ACTIVE.constraint_mode(1);
$display("%0t: Turn ON MY_CON_BOTH_ACTIVE",$time);
    repeat(LOOP1) randomization;
$display("%0t: Turn OFF MY_CON_BOTH_ACTIVE",$time);
tr.MY_CON_BOTH_ACTIVE.constraint_mode(0);
// turn on MY_CON_ONLEY_W constraint => wr_en always active, rd_en always inactive
tr.MY_CON_ONLEY_W.constraint_mode(1);
$display("%ot: Turn ON MY_CON_ONLEY_W",$time);
repeat(FIFO_DEPTH) randomization;
$display("%ot: Turn OFF MY_CON_ONLEY_W",$time);
tr.MY_CON_ONLEY_W.constraint_mode(0);
// turn on MY_CON_ONLEY_R constraint => rd_en always active, wr_en always inactive
tr.MY_CON_ONLEY_R.constraint_mode(1);
$display("%0:: Turn ON MY_CON_ONLEY_R",$time);
    repeat(FIFO_DEPTH - 1) randomization;
$display("%0:: Turn OFF MY_CON_ONLEY_R",$time);
tr.MY_CON_ONLEY_R.constraint_mode(0);
// turn on MY_CON_BOTH_ACTIVE constraint => rd_en always active, wr_en always active
tr.MY_CON_BOTH_ACTIVE.constraint_mode(1);
$display("%0t: Turn ON MY_CON_BOTH_ACTIVE",$time);
    repeat(LOOP0) randomization;
$display("%0t: Turn OFF MY_CON_BOTH_ACTIVE",$time);
tr.MY_CON_BOTH_ACTIVE.constraint_mode(0);
 tr.constraint_mode(0);
tr.constraint_mode(0);
WR_EN_ON_DIST = 30; // change probablty of wr_en get high
RD_EN_ON_DIST = 70; // change probablty of rd_en get high
tr.CON_M_R_DIST.constraint_mode(1);
$display("%0t: Turn ON CON_M_R_DIST",$time);
repeat(LOOP2) randomization;
$display("%0t: Turn OFF CON_M_R_DIST",$time);
tr.CON_M_R_DIST.constraint_mode(0);
  tr.constraint mode(0);
 reset:
 RESET_ACTIVE = 10; // change probablty of rst_n get active
 tr.CON_RESET.constraint_mode(1);
 // Test Finished
test_finished = 1;
@(negedge F_if.clk);
//$stop;
   task randomization;
                       assert(tr.randomize());
                      assigned_tr_itf;
@(negedge F_if.clk);
   endtask //
task assigned_tr_itf;
           F_if.data_in = tr.data_in;
F_if.rst_n = tr.rst_n;
F_if.wr_en = tr.wr_en;
F_if.rd_en = tr.rd_en;
     ask reset;
           k reset;
F_if.rst_n = 0;
tr.rst_n = F_if.rst_n;
repeat(3) @(negedge F_if.clk);
F_if.rst_n = 1;
tr.rst_n = F_if.rst_n;
      ndtask ,
ndmodule
```

<mark>/// top</mark>

```
module top ();
bit clk;
initial begin
    forever #1 clk = ~clk;
end


FIFO_interface F_if(clk);

FIFO dut(F_if);
FIFO_ref gld(F_if);
testbench tb(F_if);
monitor mon(F_if);
endmodule
```

/// small testbench to test golden model

/// ** Bug 1: The signal wr ack is sequential so it must be reset to zero when reset is activate ** ///

```
# Time: 66 ns Scope: scoreboard_pkg.FIFO_scoreboard.check_data File: package/scoreboard_pkg.sv Line: 38
# ** Error: 66: Error - wr_ack_ref = 0, wr_ack = 1
```




FIX:

```
if (!F_if.rst_n) begin
    wr_ptr <= 0;
    F_if.wr_ack <= 0; //
```

/// ** Bug_2: The signal overflow is sequential so it must be reset to zero when reset is activate ** ///

```
# Time: 670 ns Scope: scoreboard_pkg.FIFO_scoreboard.check_data File: package/scoreboard_pkg.sv Line: 38
# ** Error: 670: Error - overflow_ref = 0, overflow = 1
```



Fix:

```
if (!F_if.rst_n) begin
    wr_ptr <= 0;
    F_if.wr_ack <= 0; //
    F_if.overflow <= 0; //
end</pre>
```

/// ** Bug_3: The data_out bus is sequential so it must be reset to zero when reset is activate ** ///

```
# ** Error: 388: Error - data_out_ref = 0, data_out = 4096
# Time: 388 ns Scope: scoreboard_pkg.FIFO_scoreboard.check_data File: package/scoreboard_pkg.sv Line: 38
```

FIX:

```
if (!F_if.rst_n) begin
    rd_ptr <= 0;
    F_if.underflow <= 0;// Fix
    F_if.data_out <= 0;// Fix
end</pre>
```


/// ** Bug_4: underflow must be sequential not combinational ** ///

Bug in code:

assign underflow = (empty && rd_en)? 1 : 0;

Bug in waveform:

```
# Time: 530 ns Scope: scoreboard_pkg.FIFO_scoreboard.check_data File: package/scoreboard_pkg.sv Line: 66
# ** Error: 540: Error - underflow_ref = 0, underflow = 1
```



FIX:

```
else if (F_if.rd_en && count != 0) begin
    F_if.data_out <= mem[rd_ptr];
    rd_ptr <= rd_ptr + 1;
    F_if.underflow <= 0; // FIX
end
else begin // FIX
    if (F_if.empty && F_if.rd_en)// FIX
        F_if.underflow <= 1;// FIX
    else // FIX
        F_if.underflow <= 0;// FIX
else // FIX
    F_if.underflow <= 0;// FIX</pre>
```

// assign F_if.underflow = (F_if.empty && F_if.rd_en)? 1 : 0; //

/// ** Bug_4 cont.: The underflow is sequential so it must be reset to zero when reset is activate ** ///

```
always @(posedge F_if.clk or negedge F_if.rst_n) begin
  if (!F_if.rst_n) begin
    rd_ptr <= 0;
    F_if.underflow <= 0;// Fix
    F_if.data_out <= 0;// Fix
end</pre>
```

/// ** Bug_5: Counter is not handle the case of wr_en and rd_en both are high ** ///

Bug in code:


```
always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
      count <= 0;
end
else begin
   if ( ({wr_en, rd_en} == 2'b10) && !full)
      count <= count + 1;
   else if ( ({wr_en, rd_en} == 2'b01) && !empty)
      count <= count - 1;
end
end</pre>
```

Fix:

```
if (({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.full) // FIX
    count <= count - 1; // FIX
else if (({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.empty) // FIX
    count <= count + 1; // FIX
else if (({F_if.wr_en, F_if.rd_en} == 2'b10) && !F_if.full)
    count <= count + 1;
else if (({F_if.wr_en, F_if.rd_en} == 2'b10) && !F_if.empty)
    count <= count - 1;</pre>
```

/// ** Bug_6: almostfull is high when internal signal "count" is less than FIFO_DEPTH by one ** ///

```
# ** Error: 158: Error - almostfull_ref = 0, almostfull = 1
# Time: 158 ns Scope: scoreboard_pkg.FIFO_scoreboard.check_data File: package/scoreboard_pkg.sv Line: 58
```



assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;



assign F_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //


```
/// ** Bug_7: overflow** ///
```

FIFO is full => inputs(wr_en = 1, rd_en = 1) then overflow gets high and FIFO no longer full

At next clk cycle inputs(wr_en = 1, rd_en = X) write operation will succeed but overflow still high

```
<u>→</u> /top/dut/overflow_Nfull
```

Concurrent SVA on 172



Fix:

```
else if (F_if.wr_en && count < FIFO_DEPTH) begin

mem[wr_ptr] <= F_if.data_in;

F_if.wr_ack <= 1;

wr_ptr <= wr_ptr + 1;

F_if.overflow <= 0; // FIX

end
```

/// ** Bug_8: in if condition should be "&&" not "&" only to achieve 100% Condition Coverage ** ///

```
Line 31 Item 1 (F_if.full & F_if.wr_en)

Condition totals: 1 of 2 input terms covered = 50.00%

Input Term Covered Reason for no coverage Hint

F_if.full N '_0' not hit Hit '_0'

F_if.wr_en Y
```

```
if (F_if.full & F_if.wr_en)
    F_if.overflow <= 1;</pre>
```

Fix:

```
if (F_if.full && F_if.wr_en)// FIX
    F_if.overflow <= 1;</pre>
```

```
Line 31 Item 1 (F_if.full && F_if.wr_en)

Condition totals: 2 of 2 input terms covered = 100.00%


Input Term Covered Reason for no coverage Hint

F_if.full Y
F_if.wr_en Y
```

/// ** Bug_9: when rst_n is activated then empty signal must be zero** ///

```
** Error: Assertion error.
   Time: 764 ns   Scope: top.dut.rst_n_assert_assert_empty_rst File: design/FIFO.sv Line: 139

** Error: empty = 1, empty_ref = 0
   Time: 766 ns   Scope: scoreboard_pkg.FIFO_scoreboard_display_errors File: package/scoreboard_pkg.sv Line: 51
```






assign F_if.empty = (count == 0 && F_if.rst_n)? 1 : 0; // FIX


Bugs report summary.					
1. wr_ack	reset when reset is activated				
2. overflow	reset when reset is activated				
3. underflow	Add instruction to make it sequential.				
4. underflow	reset when reset is activated				
5. data_out	reset when reset is activated				
6. count	Adding case when wr_en and rd_en are high				
7. almostfull	High when count less than FIFO_DEPTH by 1 not 2				
8. overflow	Must get low when full is zero				
9. If statement	Should be "&&" not "&"				
10. empty	empty must get low when reset is activated				

Questa Snippet


/// Big Picture for assertion shows that they are activated///




/// Big Picture for signals ///




// Constraint CON_W_R_DIST ///




/// Constraint MY_CON_ONLEY_W ///




/// Constraint MY_CON_ONLEY_R ///




/// Constraint MY_CON_BOTH_ACTIVE ///



/// Constraint MY_CON_OPPSITE ///



/// Constraint Toggle ///




/// Constraint CON_DATA_OUT_ONE_BIT ///




/// Constraint CON_DATA_OUT_M_Z ///



/// reset activate ///




/// Write Acknowledge///



/// Write until gets full///

4 •	Msgs									
∳ dk	1'h1									
<pre> rst_n</pre>	1'd1					i				
→ wr_en	1'd1					Т				
→ rd_en	1'd0					L				
→ data_in	16'h2000	4000 (20	00 (0001 (0800	0020 (8000 (00	40 (0002 (20	00	(0001 (0080 (0	001 (0400	0200	0000 (00ff
data_out data_out	16'h0000	0000								
	16'h0000	0000								
wr_ack	1'd1					i				
wr_ack_ref	1'd1					г	abla			
→ full	1'd1									
full_ref	1'd1									
♠ empty	1'd0		1							


/// Read until gets empty///




/// Overflow///




/// Underflow///



/// almost_full///



/// almost empty///




/// Summary at the end of simulation ///

/// Assertion ///

/// Coverage directive ///

fcover_report.txt		
Coverage Report by instance with details	3	
=== Instance: /top/dut	-	
=== Design Unit: work.FIF0		
Directive Coverage:		
Directives 40	40	0 100.00%
DIRECTIVE COVERAGE:		
Name	Design Design	Lang File(Line)
	Unit UnitType	




/// Covergroup ///

```
_-_ INST \/coverage_pkg::FIFO_coverage::CVG
                                                            100.00%
                                                                       100
  100
100
                                                            100.00%
                                                                            100.00...
                                                            100.00%
                                                                            100.00..
  CVP rd_en_cp
                                                            100.00%
  CVP data_out_cp
                                                            100.00%
                                                                       100
                                                                            100.00...
  E- CVP wr_ack_cp
                                                            100.00%
                                                                       100
  🕁 🗾 CVP full_φ
                                                            100.00%
                                                                       100
100
                                                                            100.00..
                                                            100.00%
                                                                            100.00...
  CVP empty_cp
                                                            100.00%
100.00%
                                                                       100
100
  CVP almostfull_cp
                                                                            100.00..
                                                                            100.00...
  L- CVP almostempty cp
  CVP underflow_cp
                                                            100.00%
  CVP overflow_cp
                                                            100.00%
                                                                       100
                                                                           100.00...
  CROSS ack_rst_cross
                                                            100.00%
                                                                       100
  CROSS ack_wr_rd_cross
CROSS ack_full_wr_cross
                                                                       100
100
                                                            100.00%
                                                                            100.00...
                                                            100.00%
                                                                            100.00...
  CROSS ack_empty_cross
                                                            100.00%
100.00%
                                                                       100
100
                                                                           100.00...
                                                                            100.00...
  CROSS ack_almostempty_cross
  🕳 🗾 CROSS rst_full_cross
                                                            100.00%
                                                                       100
                                                                            100.00..
                                                                       100
  100.00%
                                                                           100.00...
  CROSS almostfull_full_cross
                                                            100.00%
                                                                            100.00...
  CROSS full_overflow_cross
                                                            100.00%
                                                                       100
                                                                           100.00...
                                                            100.00%
                                                                       100
  CROSS rst_empty_cross
                                                                       100
100
  CROSS almostempty_empty_cross
                                                            100.00%
                                                                           100.00...
  E- CROSS empty_cross
                                                            100.00%
                                                                           100.00...
  CROSS empty_underflow_cross
                                                            100.00%
                                                                       100
                                                                            100.00...
  CROSS rst_overflow_cross
                                                            100.00%
                                                                       100
                                                                           100.00...
  CROSS wr_overflow_cross
                                                            100.00%
                                                                       100
                                                                            100.00..
                                                                       100
  100.00%
                                                                           100.00...
  CROSS rst_underflow_cross
                                                                       100
100
  CROSS rd_underflow_cross
                                                            100.00%
                                                                           100.00...
                                                            100.00%
  CROSS underflow_cross
                                                                           100.00...
                                                                       100
100
  CROSS rst_almostempty_cross
                                                            100.00%
                                                                           100.00...
  100.00%
                                                                           100.00...
  CROSS rst_almostfull_cross
                                                            100.00%
                                                                       100
                                                                            100.00..
  ±- CROSS almostfull_cross
                                                                       100
                                                            100.00%
                                                                           100.00...
  CROSS rst_data_out_cross
  100.00%
                                                                       100
                                                                           100.00..
  E- CROSS rd_wr_cross
```

```
______
=== Instance: /coverage pkg
=== Design Unit: work.coverage pkg
______
Covergroup Coverage:
  Covergroups
                      1
                                    100.00%
                           na
                                 na
    Coverpoints/Crosses
                     35
                           na
                                 na
                                       na
       Covergroup Bins
                     235
                           235
                                  0
                                    100.00%
```

/// Code Coverage Summary ///



Condition Coverage: Enabled Coverage Conditions	Bins 24	Covered 24	Misses 	Coverage 100.00%
Statement Coverage: Enabled Coverage Statements	Bins 31	Hits 31	Misses	

FIFO toggle for internal signal (wr_ptr, rd_ptr and count)

```
Toggle Coverage:

Enabled Coverage

Bins Hits Misses Coverage

Toggles 20 20 0 100.00%

Toggle Coverage for instance /top/dut --

Node 1H->0L 0L->1H "Coverage"

count[3-0] 1 1 1 100.00

rd_ptr[2-0] 1 1 100.00
```

FIFO interfase toggle for all signals (inputs and outputs)