



ModelSim Snippets


Test 1:



Test 2:



Test 3:



Constrain file

```
1 ## Clock signal
2 set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
3 create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
4
5
6 ## Switches
7 set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {opcode[0]}]
8 set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports {opcode[1]}]
9 set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports {opcode[2]}]
10 set_property -dict {PACKAGE_PIN W17 IOSTANDARD LVCMOS33} [get_ports {A[0]}]
11 set_property -dict {PACKAGE_PIN W15 IOSTANDARD LVCMOS33} [get_ports {A[1]}]
12 set_property -dict {PACKAGE_PIN V15 IOSTANDARD LVCMOS33} [get_ports {A[2]}]
13 set_property -dict {PACKAGE_PIN W14 IOSTANDARD LVCMOS33} [get_ports {B[0]}]
14 set_property -dict {PACKAGE_PIN W13 IOSTANDARD LVCMOS33} [get_ports {B[1]}]
15 set_property -dict {PACKAGE_PIN V2 IOSTANDARD LVCMOS33} [get_ports {B[2]}]
16 set_property -dict {PACKAGE_PIN T3 IOSTANDARD LVCMOS33} [get_ports {cin}]
17 set_property -dict {PACKAGE_PIN T2 IOSTANDARD LVCMOS33} [get_ports {red_op_A}]
18 set_property -dict {PACKAGE_PIN R3 IOSTANDARD LVCMOS33} [get_ports {red_op_B}]
19 set_property -dict {PACKAGE_PIN W2 IOSTANDARD LVCMOS33} [get_ports {bypass_A}]
20 set_property -dict {PACKAGE_PIN U1 IOSTANDARD LVCMOS33} [get_ports {bypass_B}]
21 set_property -dict {PACKAGE_PIN T1 IOSTANDARD LVCMOS33} [get_ports {direction}]
22 set_property -dict {PACKAGE_PIN R2 IOSTANDARD LVCMOS33} [get_ports {serial_in}]
```

```

1 ## LEDs
2 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports {leds[0]]}
3 set_property -dict { PACKAGE_PIN E19 IOSTANDARD LVCMOS33 } [get_ports {leds[1]]}
4 set_property -dict { PACKAGE_PIN U19 IOSTANDARD LVCMOS33 } [get_ports {leds[2]]}
5 set_property -dict { PACKAGE_PIN V19 IOSTANDARD LVCMOS33 } [get_ports {leds[3]]}
6 set_property -dict { PACKAGE_PIN W18 IOSTANDARD LVCMOS33 } [get_ports {leds[4]]}
7 set_property -dict { PACKAGE_PIN U15 IOSTANDARD LVCMOS33 } [get_ports {leds[5]]}
8 set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports {leds[6]]}
9 set_property -dict { PACKAGE_PIN V14 IOSTANDARD LVCMOS33 } [get_ports {leds[7]]}
10 set_property -dict { PACKAGE_PIN V13 IOSTANDARD LVCMOS33 } [get_ports {leds[8]]}
11 set_property -dict { PACKAGE_PIN V3 IOSTANDARD LVCMOS33 } [get_ports {leds[9]]}
12 set_property -dict { PACKAGE_PIN W3 IOSTANDARD LVCMOS33 } [get_ports {leds[10]]}
13 set_property -dict { PACKAGE_PIN U3 IOSTANDARD LVCMOS33 } [get_ports {leds[11]]}
14 set_property -dict { PACKAGE_PIN P3 IOSTANDARD LVCMOS33 } [get_ports {leds[12]]}
15 set_property -dict { PACKAGE_PIN N3 IOSTANDARD LVCMOS33 } [get_ports {leds[13]]}
16 set_property -dict { PACKAGE_PIN P1 IOSTANDARD LVCMOS33 } [get_ports {leds[14]]}
17 set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS33 } [get_ports {leds[15]]}


```

```



1 ##7 Segment Display
2 #set_property -dict { PACKAGE_PIN W7 IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
3 #set_property -dict { PACKAGE_PIN W6 IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
4 #set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
5 #set_property -dict { PACKAGE_PIN V8 IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
6 #set_property -dict { PACKAGE_PIN U5 IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
7 #set_property -dict { PACKAGE_PIN V5 IOSTANDARD LVCMOS33 } [get_ports {seg[5]}]
8 #set_property -dict { PACKAGE_PIN U7 IOSTANDARD LVCMOS33 } [get_ports {seg[6]}]
9
10 #set_property -dict { PACKAGE_PIN V7 IOSTANDARD LVCMOS33 } [get_ports dp]
11
12 #set_property -dict { PACKAGE_PIN U2 IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
13 #set_property -dict { PACKAGE_PIN U4 IOSTANDARD LVCMOS33 } [get_ports {an[1]}]
14 #set_property -dict { PACKAGE_PIN V4 IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
15 #set_property -dict { PACKAGE_PIN W4 IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
16
17
18 ##Buttons
19 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports rst]
20 #set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports btnU]
21 #set_property -dict { PACKAGE_PIN W19 IOSTANDARD LVCMOS33 } [get_ports btnL]
22 #set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 } [get_ports btnR]
23 #set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports btnD]

```


Elaboration




Schematic:




timing report



Utilization report




Messages tab




Implementation

Utilization



Time report



Message

