

AXI4 Verification Project


Abdelrahman Ahmed

Contents

Project Overview:	3
AXI4 System:	3
Objectives:	4
Scope and Approach:	4
Design Under Test:	4
<input type="checkbox"/> AXI4 Memory:	5
AXI4 design:	5
Interface:	9
Design top:	9
Sequence item:	10
<input type="checkbox"/> Declerations:	10
<input type="checkbox"/> constraints:	10
<input type="checkbox"/> Functions:	12
Main Sequence:	12
Debug sequence:	13
AXI4_Test:	14
AXI4_Driver:	14
AXI4_Monitor:	16
AXI4_Sequencer:	18
AXI4_Agent:	18
AXI4_Coverage:	19
AXI4_Scoreboard:	20
<input type="checkbox"/> Golden model	20
<input type="checkbox"/> Check:	21
AXI4_ENV:	22
COMMAN_CFG:	22
AXI4_Assertions:	23
System Results:	25
<input type="checkbox"/> Transcript:	25
<input type="checkbox"/> Wave:	26
<input type="checkbox"/> Assertions:	26
<input type="checkbox"/> Function coverage	27
<input type="checkbox"/> Code coverage:	27
Run.do:	31
<input type="checkbox"/> For coverage:	31
<input type="checkbox"/> For Assertions:	31

Project Overview:

This report presents the comprehensive verification of an AXI4-compliant memory-mapped slave design using the Universal Verification Methodology (UVM). The project demonstrates the practical application of advanced verification concepts and methodologies to ensure the reliability and functionality of a critical digital design component.



AXI4 System:

The Advanced eXtensible Interface (AXI4) protocol, developed by ARM, has become the industry standard for high-performance, high-frequency system designs. Memory-mapped slave devices implementing this protocol are fundamental components in modern System-on-Chip (SoC) architectures, requiring rigorous verification to ensure correct functionality across various operating conditions and use cases.

The complexity of AXI4 protocol compliance, combined with the critical nature of memory operations in digital systems, necessitates a systematic and comprehensive verification approach. Traditional verification methodologies often fall short in providing the coverage depth and reusability required for such complex designs. This project addresses these challenges by implementing a complete UVM-based verification environment.

Objectives:

The primary objectives of this verification project are:

1. **Complete UVM Environment Development:** Implement a full-scale UVM verification environment incorporating all essential components including agents, drivers, monitors, sequencers, sequences, and scoreboards.
2. **Comprehensive Functional Verification:** Verify the core READ and WRITE operations of the AXI4 memory-mapped slave design, ensuring protocol compliance and correct data handling.
3. **Coverage Closure:** Achieve 100% functional and code coverage with appropriate justifications for any coverage gaps, demonstrating thorough verification completeness.
4. **Assertion-Based Verification:** Integrate SystemVerilog Assertions (SVA) within the UVM framework to provide real-time protocol checking and error detection.
5. **UVM Best Practices Implementation:** Demonstrate proper usage of UVM phasing, reporting mechanisms, and testbench architecture following industry best practices.

Scope and Approach:

This project focuses on verifying the fundamental memory operations (READ/WRITE) of the AXI4-compliant design while maintaining the flexibility to extend verification to burst operations and advanced features. The verification approach employs:

- **Layered Testbench Architecture:** Implementation of a scalable UVM testbench structure with clear separation of concerns
- **Constrained Random Verification:** Generation of comprehensive stimulus patterns using SystemVerilog constraints
- **Coverage-Driven Verification:** Systematic tracking of functional and code coverage metrics to ensure verification completeness
- **Assertion-Based Verification:** Integration of protocol-specific assertions for real-time checking
- **Advanced UVM Features:** Utilization of factory patterns, configuration objects, and TLM communication

Design Under Test:

The Design Under Test (DUT) is an AXI4-compliant memory-mapped slave that interfaces with AXI4 masters to handle memory transactions. The design implements the standard AXI4 protocol features including:

- Address and data channel handshaking
- Read and write transaction processing
- Response generation and error handling
- Protocol-compliant signal timing and behavior

- AXI4 Memory:

```
module axi4_memory #(
    parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 10,    // For 1024 locations
    parameter DEPTH = 1024
)(
    input wire          clk,
    input wire          rst_n,

    input wire          mem_en,
    input wire          mem_we,
    input wire [ADDR_WIDTH-1:0] mem_addr,
    input wire [DATA_WIDTH-1:0] mem_wdata,
    output reg [DATA_WIDTH-1:0] mem_rdata
);

// Memory array
reg [DATA_WIDTH-1:0] memory [0:DEPTH-1];

integer j;

// Memory write
always @(posedge clk) begin
    if (!rst_n)
        mem_rdata <= 0;
    else if (mem_en)
        begin
            if (mem_we)
                memory[mem_addr] <= mem_wdata;
            else
                begin
                    mem_rdata <= memory[mem_addr];
                end
            end
        end
end

// Initialize memory
initial begin
    for (j = 0; j < DEPTH; j = j + 1)
        memory[j] = 0;
end

endmodule
```

AXI4 design:

```
module axi4 #(
    parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 16,
    parameter MEMORY_DEPTH = 1024
)(
    input wire          ACLK,
    input wire          ARESETn,

    // Write address channel
    input wire [ADDR_WIDTH-1:0] AWADDR,
    input wire [7:0]          AWLEN,
    input wire [2:0]          AWSIZE,
    input wire               AWVALID,
    output reg              AWREADY,

    // Write data channel
    input wire [DATA_WIDTH-1:0] WDATA,
    input wire               WVALID,
    input wire               WLAST,
    output reg              WREADY,

    // Write response channel
    output reg [1:0]          BRESP,
    output reg               BVALID,
    input wire               BREADY,

    // Read address channel
    input wire [ADDR_WIDTH-1:0] ARADDR,
    input wire [7:0]          ARLEN,
    input wire [2:0]          ARSIZE,
    input wire               ARVALID,
    output reg              ARREADY,

    // Read data channel
    output reg [DATA_WIDTH-1:0] RDATA,
    output reg [1:0]          RRESP,
    output reg               RVALID,
    output reg               RLAST,
    input wire               RREADY
);

// Internal memory signals
reg mem_en, mem_we;
reg [$clog2(MEMORY_DEPTH)-1:0] mem_addr;
reg [DATA_WIDTH-1:0] mem_wdata;
wire [DATA_WIDTH-1:0] mem_rdata;

// Address and burst management
reg [ADDR_WIDTH-1:0] write_addr, read_addr;
reg [7:0] write_burst_len, read_burst_len;
reg [7:0] write_burst_cnt, read_burst_cnt;
reg [2:0] write_size, read_size;
```

```

55     wire [ADDR_WIDTH-1:0] write_addr_incr, read_addr_incr;
56
57
58     wire write_boundary_cross, read_boundary_cross;
59     wire write_addr_valid, read_addr_valid;
60
61
62
63     // Address increment calculation
64     assign write_addr_incr = (1 << write_size);
65     assign read_addr_incr = (1 << read_size);
66
67     // Address boundary check (4KB boundary = 12 bits)
68     assign write_boundary_cross = ((AWADDR & 12'hFFF) + ((AWLEN) << AWSIZE)) > 12'hFFF;
69     assign read_boundary_cross = ((ARADDR & 12'hFFF) + ((ARLEN) << ARSIZE)) > 12'hFFF;
70
71     // Address range check
72     assign write_addr_valid = (write_addr >> 2) < MEMORY_DEPTH;
73     assign read_addr_valid = (read_addr >> 2) < MEMORY_DEPTH;
74
75     // Memory instance
76     axi4_memory #(
77         .DATA_WIDTH(DATA_WIDTH),
78         .ADDR_WIDTH($clog2(MEMORY_DEPTH)),
79         .DEPTH(MEMORY_DEPTH)
80     ) mem_inst (
81         .clk(ACLK),
82         .rst_n(ARESETn),
83         .mem_en(mem_en),
84         .mem_we(mem_we),
85         .mem_addr(mem_addr),
86         .mem_wdata(mem_wdata),
87         .mem_rdata(mem_rdata)
88     );
89
90     // FSM states
91     reg [2:0] write_state;
92     localparam W_IDLE = 3'd0,
93                W_ADDR = 3'd1,
94                W_DATA = 3'd2,
95                W_RESP = 3'd3;
96
97     reg [2:0] read_state;
98     localparam R_IDLE = 3'd0,
99                R_ADDR = 3'd1,
100               R_DATA = 3'd2;
101
102     // Registered memory read data for timing
103     reg [DATA_WIDTH-1:0] mem_rdata_reg;
104

```

```

4
5     always @(posedge ACLK or negedge ARESETn) begin
6         if (!ARESETn) begin
7             // Reset all outputs
8             AWREADY <= 1'b1; // Ready to accept address
9             WREADY <= 1'b0;
10            BVALID <= 1'b0;
11            BRESP <= 2'b00;
12
13            ARREADY <= 1'b1; // Ready to accept address
14            RVALID <= 1'b0;
15            RRESP <= 2'b00;
16            RDATA <= {DATA_WIDTH{1'b0}};
17            RLAST <= 1'b0;
18
19            // Internal reset
20            write_state <= W_IDLE;
21            read_state <= R_IDLE;
22
23            mem_en <= 1'b0;
24            mem_we <= 1'b0;
25            mem_addr <= {$clog2(MEMORY_DEPTH){1'b0}};
26            mem_wdata <= {DATA_WIDTH{1'b0}};
27
28            write_addr <= {ADDR_WIDTH{1'b0}};
29            write_burst_len <= 8'b0;
30            write_burst_cnt <= 8'b0;
31            write_size <= 3'b0;
32
33            read_addr <= {ADDR_WIDTH{1'b0}};
34            read_burst_len <= 8'b0;
35            read_burst_cnt <= 8'b0;
36            read_size <= 3'b0;
37
38            mem_rdata_reg <= {DATA_WIDTH{1'b0}};
39
40        end else begin
41            // Default memory disable
42            mem_en <= 1'b0;
43            mem_we <= 1'b0;
44

```

```

145 // -----
146 // Write Channel FSM
147 // -----
148 case (write_state)
149 ▼ W_IDLE: begin
150     AWREADY <= 1'b1;
151     WREADY <= 1'b0;
152     BVALID <= 1'b0;
153
154 ▼     if (AWVALID && AWREADY) begin
155         // Capture address phase information
156         write_addr <= AWADDR;
157         write_burst_len <= AWLEN;
158         write_burst_cnt <= AWLEN;
159         write_size <= AWSIZE;
160
161         AWREADY <= 1'b0;
162         write_state <= W_ADDR;
163     end
164 end
165
166 ▼ W_ADDR: begin
167     // Transition to data phase
168     WREADY <= 1'b1;
169     write_state <= W_DATA;
170 end
171
172 ▼ W_DATA: begin
173 ▼     if (WVALID && WREADY) begin
174         // Check if address is valid
175         if (write_addr_valid && !write_boundary_cross)
176 ▼         begin
177             // Perform write operation
178             mem_en <= 1'b1;
179             mem_we <= 1'b1;
180             mem_addr <= write_addr >> 2; // Convert to word address
181             mem_wdata <= WDATA;
182         end
183
184         // Check for last transfer
185         if (WLAST || write_burst_cnt == 0)
186 ▼         begin
187             WREADY <= 1'b0;
188             write_state <= W_RESP;
189
190             // Set response - delayed until write completion
191 ▼             if (!write_addr_valid || write_boundary_cross) begin
192                 BRESP <= 2'b10; // SLVERR
193 ▼             end else begin
194                 BRESP <= 2'b00; // OKAY
195             end
196             BVALID <= 1'b1;

```

```

189
190         // Set response - delayed until write completion
191         if (!write_addr_valid || write_boundary_cross) begin
192             BRESP <= 2'b10; // SLVERR
193         end else begin
194             BRESP <= 2'b00; // OKAY
195         end
196         BVALID <= 1'b1;
197     end else
198     begin
199         // Continue burst - increment address
200         write_addr <= write_addr + write_addr_incr;
201         write_burst_cnt <= write_burst_cnt - 1'b1;
202     end
203 end
204 end
205
206 W_RESP: begin
207     if (BREADY && BVALID) begin
208         BVALID <= 1'b0;
209         BRESP <= 2'b00;
210         write_state <= W_IDLE;
211     end
212 end
213
214 default: write_state <= W_IDLE;
215 endcase
216

```

```

216
217 // -----
218 // Read Channel FSM
219 // -----
220 case (read_state)
221   R_IDLE: begin
222     ARREADY <= 1'b1;
223     RVALID <= 1'b0;
224     RLAST <= 1'b0;
225
226     if (ARVALID && ARREADY)
227     begin
228       // Capture address phase information
229       read_addr <= ARADDR;
230       read_burst_len <= ARLEN;
231       read_burst_cnt <= ARLEN;
232       read_size <= ARSIZE;
233
234       ARREADY <= 1'b0;
235       read_state <= R_ADDR;
236     end
237   end
238
239   R_ADDR: begin
240     // Start first read
241     if (read_addr_valid && !read_boundary_cross)
242     begin
243       mem_en <= 1'b1;
244       mem_addr <= read_addr >> 2; // Convert to word address
245     end
246     read_state <= R_DATA;
247   end
248
249   R_DATA: begin
250     // Present read data
251     if (read_addr_valid && !read_boundary_cross) begin
252       RDATA <= mem_rdata;
253       RRESP <= 2'b00; // OKAY
254     end else begin
255       RDATA <= {DATA_WIDTH{1'b0}};
256       RRESP <= 2'b10; // SLVERR
257     end
258
259     RVALID <= 1'b1;
260     RLAST <= (read_burst_cnt == 0);
261
262     if (RREADY && RVALID)
263     begin
264       RVALID <= 1'b0;
265

```

```

        if (read_burst_cnt > 0)
        begin
          // Continue burst
          read_addr <= read_addr + read_addr_incr;
          read_burst_cnt <= read_burst_cnt - 1'b1;

          // Start next read
          if (read_addr_valid && !read_boundary_cross) begin
            mem_en <= 1'b1;
            mem_addr <= (read_addr + read_addr_incr) >> 2;
          end

          // Stay in R_DATA for next transfer
        end else
        begin
          // End of burst
          RLAST <= 1'b0;
          read_state <= R_IDLE;
        end
      end
    end
  end

  default: read_state <= R_IDLE;
endcase
end
end
endmodule

```


Interface:

```
interface axi4_if ();  
  
    logic        ACLK;  
    logic        ARESETn;  
    logic        AWVALID;  
    logic        AWREADY;  
    logic        WLAST;  
    logic        RLAST;  
    logic        WVALID;  
    logic        WREADY;  
    logic        RVALID;  
    logic        RREADY;  
    logic        ARREADY;  
    logic        ARVALID;  
    logic        BVALID;  
    logic        BREADY;  
    logic [15:0] AWADDR;  
    logic [7:0]  AWLEN;  
    logic [2:0]  AWSIZE;  
    logic [31:0] WDATA;  
    logic [15:0] ARADDR;  
    logic [31:0] RDATA;  
    logic [7:0]  ARLEN;  
    logic [2:0]  ARSIZE;  
    logic [1:0]  RRESP;  
    logic [1:0]  BRESP;  
  
endinterface
```

Design top:

```
`timescale 1ns/1ps  
`include "axi4_if.sv"  
`include "axi4_pkg.sv"  
`include "axi4_assert.sv"  
`include "uvm_macros.svh"  
  
import uvm_pkg::*;  
import axi4_pkg::*;  
  
module top ();  
  
    axi4_if axi4_vif();  
    axi4_assert check (axi4_vif);  
  
    // DUT instantiation with proper port connections  
    axi4 #(  
        .DATA_WIDTH(32),  
        .ADDR_WIDTH(16),  
        .MEMORY_DEPTH(1024)  
    ) DUT (  
        .ACLK      (axi4_vif.ACLK),  
        .ARESETn   (axi4_vif.ARESETn),  
        .AWADDR    (axi4_vif.AWADDR),  
        .AWLEN     (axi4_vif.AWLEN),  
        .AWSIZE    (axi4_vif.AWSIZE),  
        .AWVALID   (axi4_vif.AWVALID),  
        .AWREADY   (axi4_vif.AWREADY),  
        .WDATA     (axi4_vif.WDATA),  
        .WVALID    (axi4_vif.WVALID),  
        .WLAST     (axi4_vif.WLAST),  
        .WREADY    (axi4_vif.WREADY),  
        .BRESP     (axi4_vif.BRESP),  
        .BVALID    (axi4_vif.BVALID),  
        .BREADY    (axi4_vif.BREADY),  
        .ARADDR    (axi4_vif.ARADDR),  
        .ARLEN     (axi4_vif.ARLEN),  
        .ARSIZE    (axi4_vif.ARSIZE),  
        .ARVALID   (axi4_vif.ARVALID),  
        .ARREADY   (axi4_vif.ARREADY),  
        .RDATA     (axi4_vif.RDATA),  
        .RRESP     (axi4_vif.RRESP),  
        .RVALID    (axi4_vif.RVALID),  
        .RLAST     (axi4_vif.RLAST),  
        .RREADY    (axi4_vif.RREADY)  
    );  
  
    initial  
    begin  
        axi4_vif.ACLK = 0;  
        forever  
        begin  
            #5ns axi4_vif.ACLK = ~axi4_vif.ACLK;  
        end  
    end  
end
```

```
initial  
begin  
    uvm_config_db#(uvm_active_passive_enum)::set(null, "uvm_test_top.env.agt", "is_active", UVM_ACTIVE);  
    /*uvm_config_db#(virtual axi4_if)::set(null, "uvm_test_top.env.agt.*", "axi4_intf", axi4_vif);  
    uvm_config_db#(virtual axi4_if)::set(null, "uvm_test_top.env.scb", "axi4_intf", axi4_vif);  
    uvm_config_db#(virtual axi4_if)::set(null, "uvm_test_top.env.agt.sqr.*", "axi4_intf", axi4_vif);*/  
    uvm_config_db#(virtual axi4_if)::set(null, ".*", "axi4_intf", axi4_vif);  
  
    run_test("axi4_test");  
end  
endmodule
```

Sequence item:

- Declarations:

```
1  `ifndef AXI4_TRANSACTION_SVH
2  `define AXI4_TRANSACTION_SVH
3
4  `include "uvm_macros.svh"
5  import uvm_pkg::*;
6
7  class axi4_transaction extends uvm_sequence_item;
8
9      // Write signals
10     rand logic [15:0] ADDR;
11     rand logic [7:0] LEN;
12     rand logic [2:0] SIZE;
13     rand logic [31:0] DATA;
14     rand logic [1:0] OPERATION;
15
16
17     Logic [31:0] all_data[$];
18     Logic [31:0] actual_queue[$];
19     Logic [1:0] actual_response;
20
21
22     // Random delays for handshaking
23     rand Logic [2:0] aw_valid_delay;
24     rand Logic [2:0] w_valid_delay;
25     rand Logic [2:0] b_ready_delay;
26     rand Logic [2:0] ar_valid_delay;
27     rand Logic [2:0] r_ready_delay;
28
29     rand bit below_1024;
30     rand int unsigned data_mode;
31     rand int unsigned addr_mode;
32     rand int unsigned len_mode;
33
```

- constraints:

```
35 // Constraints
36 constraint OPERATION_C {
37     OPERATION dist { 2'd1 := 50, 2'd2 := 50 }; // Equal distribution
38 }
39
40 // Delay constraints
41 constraint delay_ranges {
42     aw_valid_delay inside {[0:7]};
43     w_valid_delay inside {[0:7]};
44     b_ready_delay inside {[0:7]};
45     ar_valid_delay inside {[0:7]};
46     r_ready_delay inside {[0:7]};
47 }
48
49 constraint fix_size {
50     SIZE == 2; // Fixed to 2 (4 bytes)
51 }
52
53
54 constraint aligned_address {
55     ADDR[1:0] == 2'b00; // Aligned to 4-byte boundary
56 }
57
58
59 // Valid access constraint
60 constraint range_split {
61     below_1024 dist {1 := 50, 0 := 50};
62     if (below_1024)
63         ((ADDR >> 2) + (LEN + 1)) <= 1024;
64     else
65         ((ADDR >> 2) + (LEN + 1)) > 1024;
66 }
67
68
69 constraint len_mode_dist {
70     len_mode dist {0 := 80, 1 := 20};
71 }
72
73
74 constraint LEN_range_c {
75     if (len_mode == 0) {
76         LEN inside {[8'd0 : 8'd255]};
77     }
78 }
79
80
```

```

80
81 constraint LEN_corners_c {
82     if (len_mode == 1) {
83         LEN inside {
84             8'd0,
85             8'd1,
86             8'd127,
87             8'd128,
88             8'd254,
89             8'd255
90         };
91     }
92 }
93
94
95
96 constraint addr_mode_dist {
97     addr_mode dist {0 := 90, 1 := 10};
98 }
99
100 constraint addr_c {
101     if (addr_mode == 0) {
102         ADDR inside {[16'd0 : 16'd65535]};
103     }
104 }
105
106 constraint addr_corner_c {
107     if (addr_mode == 1) {
108         ADDR inside {
109             16'd0,
110             16'd1024,
111             16'd2048,
112             16'd4092,
113             16'b1111_1111_1100
114         };
115     }
116 }
117
118
119
120 constraint data_mode_dist {
121     data_mode dist {0:=30, 1:=30, 2:=30, 3:=10};
122 }
123
124 constraint data_c1 {
125     if (data_mode == 0) {
126         DATA inside {
127             [32'd0 : 32'd255],
128             [32'd256 : 32'd1023],
129             [32'd1024 : 32'd4095],
130             [32'd4096 : 32'd16383],
131             [32'd16384 : 32'd32767]
132         };
133     }

```

```

135
136 constraint data_c2 {
137     if (data_mode == 1) {
138         DATA inside {
139             [32'd0 : 32'd1],
140             [32'd32768 : 32'd49151],
141             [32'd49152 : 32'd65535],
142             [32'd65536 : 32'd262143],
143             [32'd262144 : 32'd1048575]
144         };
145     }
146 }
147
148 constraint data_c3 {
149     if (data_mode == 2) {
150         DATA inside {
151             [32'd0 : 32'd1],
152             [32'd1048576 : 32'd16777215],
153             [32'd16777216 : 32'd268435455],
154             [32'd268435456 : 32'd1073741823],
155             [32'd1073741824 : 32'hFFFFFFFF]
156         };
157     }
158 }
159
160 constraint data_corner_c {
161     if (data_mode == 3) {
162         DATA inside {
163             32'd0,
164             32'd1,
165             32'hFFFF_FFFF,
166             32'hAAAA_AAAA,
167             32'h1111_0000,
168             32'h0000_1111
169         };
170     }
171 }
172
173

```

- Functions:

```

175
176 function void display();
177     `uvm_info(get_type_name(), $sformatf("ADDR = %0d, LEN = %0d, SIZE = %0d, Memory Access = %0d",
178         ADDR, LEN, SIZE, ((ADDR >> 2) + (LEN))), UVM_LOW)
179
180     `uvm_info(get_type_name(), $sformatf("Delays - AW:%0d, W:%0d, B:%0d, AR:%0d, R:%0d",
181         aw_valid_delay, w_valid_delay, b_ready_delay, ar_valid_delay, r_ready_delay), UVM_LOW)
182 endfunction
183
184
185 `uvm_object_utils_begin(axi4_transaction)
186     `uvm_field_int(ADDR, UVM_DEFAULT)
187     `uvm_field_int(LEN, UVM_DEFAULT)
188     `uvm_field_int(SIZE, UVM_DEFAULT)
189     `uvm_field_int(DATA, UVM_DEFAULT)
190     `uvm_field_int(OPERATION, UVM_DEFAULT)
191
192     // Handshake delays
193     `uvm_field_int(aw_valid_delay, UVM_DEFAULT)
194     `uvm_field_int(w_valid_delay, UVM_DEFAULT)
195     `uvm_field_int(b_ready_delay, UVM_DEFAULT)
196     `uvm_field_int(ar_valid_delay, UVM_DEFAULT)
197     `uvm_field_int(r_ready_delay, UVM_DEFAULT)
198 `uvm_object_utils_end
199
200
201 function new(string name = "axi4_transaction");
202     super.new(name);
203     //axi4_cov = new(this); // Construct the covergroup
204     `uvm_info("axi4_transaction", "INSIDE NEW TRANSACTION CLASS", UVM_LOW)
205 endfunction
206
207 endclass
208
209 `endif

```

Main Sequence:

```

10
11 class axi4_sequence extends uvm_sequence #(axi4_transaction);
12
13     `uvm_object_utils(axi4_sequence)
14
15     int transaction_count = 0;
16
17     common_cfg m_cfg;
18
19     function new(string name = "axi4_sequence");
20     begin
21         super.new(name);
22         `uvm_info("axi4_sequence", "INSIDE NEW SEQUENCE CLASS", UVM_LOW)
23     end
24 endfunction
25
26
27
28 task body();
29
30     axi4_transaction req;
31     axi4_sequencer sqr;
32
33     $cast(sqr, m_sequencer);
34     m_cfg = sqr.m_cfg;
35
36     repeat(500000)
37     begin
38         transaction_count++; // Increment counter
39         req = axi4_transaction::type_id::create("req");
40         req.all_data.delete();
41
42         start_item(req);
43         assert(req.randomize())
44             else `uvm_fatal(get_type_name(), "Transaction randomization failed")
45
46         // Debug: Print what operation was generated
47         /* `uvm_info(get_type_name(), $sformatf("Transaction %0d: OPERATION = %0d (%s)",
48             transaction_count,
49             req.OPERATION,
50             (req.OPERATION == 2'd1) ? "WRITE" : "READ"),
51             UVM_LOW)*/
52
53         finish_item(req);
54
55         @ (m_cfg.monitor_sent_e);
56
57         // `uvm_info(get_type_name(), $sformatf("Transaction %0d completed", transaction_count), UVM_LOW)
58     end
59
60     `uvm_info(get_type_name(), $sformatf("Sequence completed - Generated %0d transactions", transaction_count), UVM_LOW)
61
62 endtask
63

```

Debug sequence:

```
10
11 class debug_sequence extends uvm_sequence #(axi4_transaction);
12     `uvm_object_utils(debug_sequence)
13
14     int transaction_count = 0;
15
16     common_cfg m_cfg;
17
18     // Known failing scenarios based on your log pattern
19     typedef struct {
20         bit [15:0] addr;
21         bit [7:0] len;
22         bit [2:0] size;
23         bit [1:0] operation;
24         string description;
25     } debug_scenario_t;
26
27     debug_scenario_t failing_scenarios[] = '{
28         // Scenarios that commonly cause failures
29         {addr: 16'h0FF0, Len: 8'd3, size: 3'd2, operation: 2'd2, description: "Read near 4KB boundary"},
30         {addr: 16'h0FFC, Len: 8'd1, size: 3'd2, operation: 2'd2, description: "Read at 4KB boundary"},
31         {addr: 16'h1000, Len: 8'd255, size: 3'd2, operation: 2'd1, description: "Write with max length crossing boundary"},
32         {addr: 16'h0000, Len: 8'd0, size: 3'd2, operation: 2'd2, description: "Minimum read length"},
33         {addr: 16'hFFFC, Len: 8'd255, size: 3'd2, operation: 2'd2, description: "Max address with long burst"},
34         {addr: 16'hFF00, Len: 8'd7, size: 3'd2, operation: 2'd1, description: "Write crossing boundary"},
35         {addr: 16'h0FE4, Len: 8'd6, size: 3'd2, operation: 2'd2, description: "Read crossing boundary"},
36         {addr: 16'h0FF8, Len: 8'd2, size: 3'd2, operation: 2'd2, description: "Read exactly at boundary"},
37         {addr: 16'h1004, Len: 8'd1, size: 3'd2, operation: 2'd1, description: "Write just after boundary"},
38         {addr: 16'h0800, Len: 8'd127, size: 3'd2, operation: 2'd2, description: "Large read in middle range"}
39     };
40
41     function new(string name = "debug_sequence");
42         super.new(name);
43         `uvm_info("debug_sequence", "INSIDE NEW DEBUG SEQUENCE CLASS", UVM_LOW)
44     endfunction
45
46     task body();
47         axi4_transaction req;
48         axi4_sequencer sqr;
49
50         $cast(sqr, m_sequencer);
51         m_cfg = sqr.m_cfg;
52
53         `uvm_info(get_type_name(), "Starting debug sequence with targeted scenarios", UVM_LOW)
54
55         // Run each specific scenario multiple times
56         foreach(failing_scenarios[i]) begin
57             `uvm_info(get_type_name(),
58                 $sprintf("Testing scenario %0d: %s", i, failing_scenarios[i].description), UVM_LOW)
59
60             repeat(50) begin // Run each scenario 50 times
61                 transaction_count++;
62                 req = axi4_transaction::type_id::create("req");
63                 req.all_data.delete();
64
65                 start_item(req);
66
67                 // Disable randomization for main signals
68                 req.ADDR.rand_mode(0);
69                 req.LEN.rand_mode(0);
70                 req.SIZE.rand_mode(0);
71                 req.OPERATION.rand_mode(0);
72
73                 // Disable conflicting constraints
74                 req.constraint_mode(0); // disable ALL constraints
75
76                 // Apply fixed values from scenario
77                 req.ADDR = failing_scenarios[i].addr;
78                 req.LEN = failing_scenarios[i].len;
79                 req.SIZE = failing_scenarios[i].size;
80                 req.OPERATION = failing_scenarios[i].operation;
81
82                 // Randomize only handshake delays
83                 assert(req.randomize(aw_valid_delay, w_valid_delay, b_ready_delay,
84                     ar_valid_delay, r_ready_delay))
85                     else `uvm_fatal(get_type_name(), "Delay randomization failed")
86
87                 // Generate data for write operations
88                 if (req.OPERATION == 2'd1) begin
89                     for (int j = 0; j <= req.LEN; j++) begin
90                         assert(req.randomize(DATA))
91                             else `uvm_fatal(get_type_name(),
92                                 $sprintf("Data randomization failed for beat %0d", j))
93                         req.all_data.push_back(req.DATA);
94                         //req.axi4_cov.sample();
95                     end
96                 end else begin
97                     //req.axi4_cov.sample();
98                 end
99
100                 finish_item(req);
101                 @ (m_cfg.monitor_sent_e);
102             end
103
104             `uvm_info(get_type_name(),
105                 $sprintf("Completed scenario %0d: %s", i, failing_scenarios[i].description), UVM_LOW)
106         end
107
108         `uvm_info(get_type_name(),
109             $sprintf("Debug sequence completed - Generated %0d targeted transactions",
110                 transaction_count), UVM_LOW)
111     endtask
112
```

AXI4_Test:

```
13 class axi4_test extends uvm_test;
14
15     axi4_env      env;
16     axi4_sequence seq;
17     debug_sequence debug;
18     common_cfg    m_cfg;
19
20
21     `uvm_component_utils(axi4_test)
22
23     function new(string name = "axi4_test", uvm_component parent = null);
24     begin
25         super.new(name,parent);
26         `uvm_info("axi4_test", "INSIDE NEW TEST CLASS", UVM_LOW)
27     end
28     endfunction
29
30     function void build_phase(uvm_phase phase);
31         super.build_phase(phase);
32         env = axi4_env::type_id::create("env", this);
33         seq = axi4_sequence::type_id::create("seq", this);
34         debug = debug_sequence::type_id::create("debug", this);
35         m_cfg = common_cfg::type_id::create("m_cfg");
36         `uvm_info(get_type_name(), "axi4 test build phase", UVM_LOW)
37
38         uvm_config_db#(common_cfg)::set(this, "*", "m_cfg", m_cfg);
39     endfunction
40
41
42     function void end_of_elaboration_phase(uvm_phase phase);
43         super.end_of_elaboration_phase(phase);
44         uvm_top.print_topology();
45     endfunction
46
47     task run_phase(uvm_phase phase);
48         phase.raise_objection(this);
49         `uvm_info(get_type_name(), "Starting AXI4 test sequence", UVM_LOW)
50         fork
51             begin
52                 seq.start(env.agt.sqr);
53                 `uvm_info(get_type_name(), "AXI4 test sequence completed", UVM_LOW)
54
55                 debug.start(env.agt.sqr);
56                 `uvm_info(get_type_name(), "Debug sequence completed", UVM_LOW)
57             end
58         join
59         phase.drop_objection(this);
60     endtask
61
62
63
64 endclass
65
66 `endif
```

AXI4_Driver:

```
10 class axi4_driver extends uvm_driver #(axi4_transaction) ;
11
12     virtual axi4_if axi4_vif;
13     common_cfg m_cfg;
14
15     uvm_analysis_port #(axi4_transaction) ap;
16
17     `uvm_component_utils(axi4_driver)
18
19     static int driver_transaction_count = 0;
20
21     function new (string name = "axi4_driver", uvm_component parent = null);
22     begin
23         super.new(name,parent);
24         ap = new("ap", this); // instantiate analysis port
25         `uvm_info("axi4_driver", "INSIDE NEW DRIVER CLASS", UVM_LOW)
26     endfunction
27
28     function void build_phase(uvm_phase phase);
29         super.build_phase(phase);
30         `uvm_info(get_type_name(), "axi4 driver build phase", UVM_LOW)
31
32         if(!uvm_config_db#(virtual axi4_if)::get(this, "*", "axi4_intf", axi4_vif ))
33             `uvm_fatal(get_full_name(), {"virtual axi4_vifface must be set for:", ".axi4_vif"})
34         else
35             $display("configuration DB dond");
36
37         if(!uvm_config_db#(common_cfg)::get(this, "*", "m_cfg", m_cfg))
38             `uvm_fatal(get_full_name(), "Failed to get common_cfg from config DB")
39         else
40             $display("common_cfg retrieved successfully in driver");
41     endfunction
42
43     task run_phase(uvm_phase phase);
44
45         reset_signals();
46
47         forever
48             begin
49
50                 axi4_transaction req;
51
52                 // In driver's run_phase, add a counter
53                 /*driver_transaction_count++;
54                 `uvm_info(get_type_name(), $sformatf("Driver processing transaction %0d", driver_transaction_count), UVM_LOW)*/
55
56                 seq_item_port.get_next_item(req);
57                 ap.write(req);
58                 drive(req);
59                 seq_item_port.item_done();
60             end
61     endtask
62
```

```

63     task reset_signals();
64         axi4_vif.ARESETn = 1'b0;
65         axi4_vif.AWVALID = 0;
66         axi4_vif.WVALID = 0;
67         axi4_vif.WLAST = 0;
68         axi4_vif.BREADY = 0;
69         axi4_vif.ARVALID = 0;
70         axi4_vif.RREADY = 0;
71         axi4_vif.AWADDR = 0;
72         axi4_vif.AWLEN = 0;
73         axi4_vif.AWSIZE = 0;
74         axi4_vif.WDATA = 0;
75         axi4_vif.ARADDR = 0;
76         axi4_vif.ARLN = 0;
77         axi4_vif.ARSIZE = 0;
78
79         // Hold reset for multiple clock cycles
80         repeat(3) @(posedge axi4_vif.ACLK);
81         axi4_vif.ARESETn = 1'b1;
82         // Wait for reset deassertion to settle
83         repeat(2) @(posedge axi4_vif.ACLK);
84     endtask
85
86     extern task drive(axi4_transaction req);
87
88 endclass
89
90
91 task axi4_driver::drive(axi4_transaction req);
92
93     if (req.OPERATION == 2'd2)
94     begin
95         // Apply delay before starting read address phase
96         repeat (req.ar_valid_delay) @(negedge axi4_vif.ACLK);
97
98         // Set up read address channel
99         axi4_vif.ARADDR = req.ADDR;
100        axi4_vif.ARLN = req.LEN;
101        axi4_vif.ARSIZE = req.SIZE;
102        axi4_vif.ARVALID = 1'b1;
103
104        // Wait for address acceptance
105        repeat (20) @(negedge axi4_vif.ACLK)
106            if (axi4_vif.ARREADY) break;
107        axi4_vif.ARVALID = 0;
108
109        //`uvm_info(get_type_name(), "Read address phase completed", UVM_MEDIUM)

```

```

110     end else
111     if (req.OPERATION == 2'd1)
112     begin
113
114         // data randomiz
115         for (int i = 0; i <= req.LEN; i++)
116         begin
117             assert(req.randomize(DATA))
118             else `uvm_fatal(get_type_name(), $sformatf("Data randomization failed for beat %0d", i))
119             req.all_data.push_back(req.DATA);
120
121         end
122
123         // Apply delay before starting write address phase
124         repeat (req.aw_valid_delay) @(negedge axi4_vif.ACLK);
125         // Start write address transaction
126
127         axi4_vif.AWADDR = req.ADDR;
128         axi4_vif.AWLEN = req.LEN;
129         axi4_vif.AWSIZE = req.SIZE;
130         axi4_vif.AWVALID = 1'b1;
131
132         // Wait for address acceptance
133         repeat (20) @(negedge axi4_vif.ACLK)
134             if (axi4_vif.AWREADY) break;
135
136         axi4_vif.AWVALID = 1'b0;
137
138         //`uvm_info(get_type_name(), "Write address phase completed", UVM_MEDIUM)
139         //req.display();
140
141         if (((req.ADDR >> req.SIZE) + (req.LEN + 1)) > 1024)
142         begin
143             assert(req.randomize(w_valid_delay))
144             else $fatal("w_valid_delay randomization failed");
145
146             repeat (req.w_valid_delay) @(negedge axi4_vif.ACLK);
147
148             axi4_vif.WDATA = req.all_data[0];
149             axi4_vif.WVALID = 1'b1;
150             axi4_vif.WLAST = 1;
151
152             // Wait for write data acceptance
153             repeat (20) @(negedge axi4_vif.ACLK)
154                 if (axi4_vif.WREADY) break;
155
156         end else
157         begin

```

```

155
156     end else
157     begin
158
159         // Apply delay before starting write data phase
160         repeat (req.w_valid_delay) @(negedge axi4_vif.ACLK);
161
162         // Send burst data with proper handshaking
163         for (int i = 0; i <= req.LEN; i++)
164         begin
165             axi4_vif.WDATA = req.all_data[i];
166             axi4_vif.WVALID = 1'b1;
167             axi4_vif.WLAST = (i == req.LEN);
168
169             // Wait for write data acceptance
170             repeat (20) @(negedge axi4_vif.ACLK)
171                 if (axi4_vif.WREADY) break;
172
173             // Generate random delay for each write data beat
174             if (i < req.LEN)
175             begin
176                 assert(req.randomize(w_valid_delay))
177                     else $fatal("w_valid_delay randomization failed");
178                 axi4_vif.WVALID = 1'b0;
179                 repeat (req.w_valid_delay) @(negedge axi4_vif.ACLK);
180             end;
181         end
182         //`uvm_info(get_type_name(), "Write data phase completed", UVM_MEDIUM)
183         //req.display();
184     end
185 end
186 //req.print();
187
188 // Store current transaction in config for monitor access
189 m_cfg.current_tr = req;
190 -> m_cfg.stimulus_sent_e;
191 endtask
192
193
194
195 `endif

```

AXI4_Monitor:

```

10 class axi4_monitor extends uvm_monitor;
11
12     `uvm_component_utils(axi4_monitor)
13
14     static int monitor_transaction_count = 0;
15
16     virtual axi4_if axi4_vif;
17     common_cfg m_cfg;
18
19     uvm_analysis_port #(axi4_transaction) ap;
20
21     function new (string name = "axi4_monitor", uvm_component parent = null);
22         super.new(name, parent);
23         ap = new("ap", this);
24         `uvm_info("axi4_monitor", "INSIDE NEW MONITOR CLASS", UVM_LOW)
25     endfunction
26
27     function void build_phase(uvm_phase phase);
28         super.build_phase(phase);
29         `uvm_info(get_type_name(), "axi4_monitor build phase", UVM_LOW)
30
31         if(!uvm_config_db#(virtual axi4_if)::get(this, "*", "axi4_intf", axi4_vif))
32             `uvm_fatal(get_full_name(), "Failed to get axi4_vif")
33         else
34             $display("configuration DB found");
35
36         if(!uvm_config_db#(common_cfg)::get(this, "*", "m_cfg", m_cfg))
37             `uvm_fatal(get_full_name(), "Failed to get common_cfg from config DB")
38         else
39             $display("common_cfg retrieved successfully in monitor");
40     endfunction
41
42     task run_phase(uvm_phase phase);
43         axi4_transaction tr;
44
45         //`uvm_info(get_type_name(), "ENTERED RUN PHASE", UVM_LOW)
46
47         forever
48         begin
49             // Wait for trulus to be sent
50             wait(m_cfg.stimulus_sent_e.triggered);
51
52             /*monitor_transaction_count++;
53             `uvm_info(get_type_name(), $sformatf("Monitor processing transaction %0d", monitor_transaction_count), UVM_LOW)*/
54
55             // Get transaction information from driver via config
56             tr = m_cfg.current_tr;
57
58             tr.actual_queue.delete();
59             tr.actual_response = 0;
60

```



```

if (tr.OPERATION == 2'd2)
begin
    // Start with RREADY high, then apply delay by temporarily deasserting
    axi4_vif.RREADY = 1'b1;

    axi4_vif.RREADY = 1'b1;

    for (int i = 0; i <= tr.LEN; i++)
    begin
        tr.actual_response = 2'b00;

        // Generate random delay for each read beat
        assert(tr.randomize(r_ready_delay))
            else $fatal("r_ready_delay randomization failed");

        // Apply r_ready_delay for each read beat
        if (tr.r_ready_delay > 0)
        begin
            axi4_vif.RREADY = 1'b0;
            repeat (tr.r_ready_delay) @(negedge axi4_vif.ACLK);
            axi4_vif.RREADY = 1'b1;
        end

        if (i == tr.LEN && !axi4_vif.RLAST)
        begin
            `uvm_error(get_type_name(), "RLAST not asserted on final beat")
        end

        // Wait for valid read data
        repeat (20) @(negedge axi4_vif.ACLK)
            if (axi4_vif.RVALID) break;

        tr.actual_queue.push_back(axi4_vif.RDATA);
        tr.actual_response = axi4_vif.RRESP;

    end
    axi4_vif.RREADY = 1'b0;
    //`uvm_info(get_type_name(), "Read operation completed", UVM_MEDIUM)
end

```

```

end else
if (tr.OPERATION == 2'd1)
begin
    // Generate random delay for each read beat
    assert(tr.randomize(b_ready_delay))
        else $fatal("b_ready_delay randomization failed");

    tr.actual_response = axi4_vif.BRESP;
    axi4_vif.WVALID = 1'b0;
    axi4_vif.WLAST = 0;

    // Apply delay before accepting write response
    repeat (tr.b_ready_delay) @(negedge axi4_vif.ACLK);
    axi4_vif.BREADY = 1'b1;

    // Wait for write response
    repeat (20) @(negedge axi4_vif.ACLK)
        if (axi4_vif.BVALID) break;

    axi4_vif.BREADY = 0;
    //`uvm_info(get_type_name(), "Write operation completed", UVM_MEDIUM)
end

// Send transaction to scoreboard and coverage via analysis port
ap.write(tr);
-> m_cfg.monitor_sent_e;
end
endtask

endclass
`endif

```

AXI4_Sequencer:

```
1  `ifndef AXI4_SEQUENCER_SVH
2  `define AXI4_SEQUENCER_SVH
3
4  `include "uvm_macros.svh"
5  import uvm_pkg::*;
6
7  `include "axi4_transaction.sv"
8  `include "common_cfg.sv"
9
10
11  class axi4_sequencer extends uvm_sequencer #(axi4_transaction);
12
13      `uvm_component_utils(axi4_sequencer)
14
15      common_cfg m_cfg;
16
17      function new(string name = "axi4_sequencer", uvm_component parent = null);
18          super.new(name,parent);
19          `uvm_info("axi4_drive", "INSIDE NEW DRIVER CLASS", UVM_LOW)
20      endfunction
21
22      function void build_phase(uvm_phase phase);
23          super.build_phase(phase);
24
25          if(!uvm_config_db#(common_cfg)::get(this, "*", "m_cfg", m_cfg))
26              `uvm_fatal(get_full_name(), "Failed to get common_cfg from config DB")
27          else
28              $display("common_cfg retrieved successfully in sequencer");
29
30          `uvm_info(get_type_name(), "axi4 sequencer build phase", UVM_LOW)
31      endfunction
32
33  endclass
34  `endif
```

AXI4_Agent:

```
11  class axi4_agent extends uvm_agent;
12
13      axi4_sequencer sqr;
14      axi4_driver   drv;
15      axi4_monitor  mon;
16
17      uvm_active_passive_enum is_active = UVM_ACTIVE;
18
19
20
21      `uvm_component_utils(axi4_agent)
22
23      function new(string name = "axi4_agent", uvm_component parent = null);
24          super.new(name,parent);
25          `uvm_info("axi4_agent", "INSIDE NEW AGENT CLASS", UVM_LOW)
26      endfunction
27
28
29      function void build_phase(uvm_phase phase);
30          super.build_phase(phase);
31          `uvm_info(get_type_name(), "axi4 agent build phase", UVM_LOW)
32
33          if(!uvm_config_db #(uvm_active_passive_enum)::get(null, "uvm_test_top.env.agt", "is_active", is_active))
34              `uvm_fatal(get_type_name(), "Failed to get agent enum value...")
35          else
36              $display("configuration DB done");
37
38          `uvm_info(get_type_name(), $sformatf("AGENT TYPE IS %p", is_active), UVM_LOW)
39
40
41          mon = axi4_monitor::type_id::create("mon", this);
42
43          if (is_active == UVM_ACTIVE)
44              begin
45                  sqr = axi4_sequencer::type_id::create("sqr", this);
46                  drv = axi4_driver::type_id::create("drv", this);
47              end
48      endfunction
49
50
51      function void connect_phase(uvm_phase phase);
52          super.connect_phase(phase);
53          if (is_active == UVM_ACTIVE)
54              begin
55                  drv.seq_item_port.connect(sqr.seq_item_export);
56                  `uvm_info("my_axi4_agent", "INSIDE CONNECT PHASE", UVM_LOW)
57              end
58      endfunction
59
60  endclass
61
62  `endif
```

AXI4_Coverage:

```
9   class axi4_coverage extends uvm_component;
10
11   `uvm_component_utils(axi4_coverage)
12
13   uvm_analysis_export #(axi4_transaction) analysis_export;
14   uvm_tlm_analysis_fifo #(axi4_transaction) fifo;
15
16   axi4_transaction tr;
17
18   covergroup axi4_cov(ref axi4_transaction tr);
19     // LEN coverage with corner bins
20     coverpoint tr.LEN {
21       bins corner0    = {8'd0};
22       bins corner1    = {8'd1};
23       bins corner2    = {8'd127};
24       bins corner3    = {8'd128};
25       bins corner4    = {8'd254};
26       bins corner5    = {8'd255};
27       bins auto_bins[] = {[8'd0:8'd255]};
28     }
29
30     // ADDR coverage with corner bins
31     coverpoint tr.ADDR {
32       bins corner0    = {16'd0};
33       bins corner1    = {16'd1024};
34       bins corner2    = {16'd2048};
35       bins corner3    = {16'd4092};
36       bins corner4    = {16'b1111_1111_1100};
37       bins range_0    = { [16'd0      : 16'd255]  };
38       bins range_1    = { [16'd256   : 16'd1023]  };
39       bins range_2    = { [16'd1024  : 16'd4095]  };
40       bins range_3    = { [16'd4096  : 16'd16383] };
41       bins range_4    = { [16'd16384 : 16'd32767] };
42       bins range_5    = { [16'd32768 : 16'd49151] };
43       bins range_6    = { [16'd49152 : 16'd65535] };
44     }
45
46     // Fixed size coverage
47     coverpoint tr.SIZE {
48       bins fixed_size = {2};
49       illegal_bins others = default;
50     }
51
52     // DATA coverage with corner bins
53     coverpoint tr.DATA {
54       bins corner0    = {32'd0};
55       bins corner1    = {32'd1};
56       bins corner2    = {32'hFFFF_FFFF};
57       bins corner3    = {32'hAAAA_AAAA};
58       bins corner4    = {32'h1111_0000};
59       bins corner5    = {32'h0000_1111};
60       bins range_0    = { [32'd0      : 32'd255]  };
61       bins range_1    = { [32'd256   : 32'd1023]  };
62       bins range_2    = { [32'd1024  : 32'd4095]  };
63       bins range_3    = { [32'd4096  : 32'd16383] };
64       bins range_4    = { [32'd16384 : 32'd32767] };
65       bins range_5    = { [32'd32768 : 32'd49151] };
66       bins range_6    = { [32'd49152 : 32'd65535] };
67       bins range_7    = { [32'd65536 : 32'd262143] };
68       bins range_8    = { [32'd262144 : 32'd1048575] };
69       bins range_9    = { [32'd1048576 : 32'd16777215] };
70       bins range_10   = { [32'd16777216 : 32'd268435455] };
71       bins range_11   = { [32'd268435456 : 32'd1073741823] };
72       bins range_12   = { [32'd1073741824 : 32'hFFFFFFFF] };
73     }
74
75     // Memory access bounds coverage
76     coverpoint ((tr.ADDR >> 2) + (tr.LEN + 1)) {
77       bins valid_access  = {[0:1024]}; // Fits within memory
78       bins invalid_access = {[1025:$]}; // Exceeds memory
79     }
80
81     // Delay coverage
82     coverpoint tr.aw_valid_delay { bins all_values[] = {[0:7]}; }
83     coverpoint tr.w_valid_delay { bins all_values[] = {[0:7]}; }
84     coverpoint tr.b_ready_delay { bins all_values[] = {[0:7]}; }
85     coverpoint tr.ar_valid_delay { bins all_values[] = {[0:7]}; }
86     coverpoint tr.r_ready_delay { bins all_values[] = {[0:7]}; }
87
88     // Cross coverage
89     cross tr.LEN, tr.ADDR;
90     cross tr.DATA, tr.LEN;
91     cross tr.DATA, tr.ADDR;
92     cross tr.aw_valid_delay, tr.w_valid_delay;
93     cross tr.ar_valid_delay, tr.r_ready_delay;
94
95   endgroup
96
```

```

function new (string name = "axi4_coverage", uvm_component parent = null);
    super.new(name,parent);
    axi4_cov = new(tr);

    `uvm_info("axi4_coverage", "INSIDE NEW COVERAGE CLASS", UVM_LOW)
endfunction

function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    analysis_export = new("analysis_export", this);
    fifo = new("fifo", this);

    `uvm_info(get_type_name(), "axi4 coverage build phase", UVM_LOW)
endfunction

function void connect_phase(uvm_phase phase);
    analysis_export.connect(fifo.analysis_export);
endfunction

task run_phase(uvm_phase phase);
    forever
    begin
        fifo.get(tr);
        axi4_cov.sample();
        //`uvm_info(get_type_name(), "Coverage sampled for transaction", UVM_MEDIUM)
    end
endtask

function void report_phase(uvm_phase phase);
    real cov = axi4_cov.get_coverage();
    `uvm_info(get_type_name(),
        $sformatf("Final Coverage = %0.2f%%", cov),
        UVM_LOW)
endfunction

endclass
`endif

```

AXI4_Scoreboard:

- Golden model

```

wait(m_cfg.monitor_sent_e.triggered);

fifo.get(tr);
cases++;

// Debug: Print every transaction received
/*`uvm_info(get_type_name(),
    $sformatf("Scoreboard received transaction %0d: OPERATION = %0d (%s)",
    cases,
    tr.OPERATION,
    (tr.OPERATION == 2'd1) ? "WRITE" : "READ"),UVM_LOW)*/

expected_queue.delete();
expected_response = 0;

// Golden model
if (((tr.ADDR >> tr.SIZE) + (tr.LEN)) >= 1024)
begin
    expected_response = 2'b10;
end else
begin
    expected_response = 2'b00;
    if (tr.OPERATION == 2'd1)
    begin
        // Write operation - update golden memory
        for (int i = 0; i <= tr.LEN; i++)
        begin
            golden_mem[(tr.ADDR >> 2) + i] = tr.all_data[i];
        end
    end else if (tr.OPERATION == 2'd2)
    begin
        // Read operation - get expected data from golden memory
        for (int i = 0; i <= tr.LEN; i++)
        begin
            expected_queue.push_back(golden_mem[(tr.ADDR >> 2) + i]);
        end
    end
end
end

```

- Check:

```

110 // Check results
111 if (tr.OPERATION == 2'd1)
112 begin
113     `uvm_info(get_type_name(), $sformatf("Test %0d - Write Operation", cases), UVM_LOW)
114     tr.display();
115
116     if (tr.actual_response == expected_response)
117     begin
118         pass++;
119         `uvm_info(get_type_name(), $sformatf("Test %0d PASSED", cases), UVM_LOW)
120         `uvm_info(get_type_name(), "Write Operation passed", UVM_LOW)
121         `uvm_info(get_type_name(), $sformatf("Expected response: %2b, Actual response: %2b",
122             expected_response, tr.actual_response), UVM_LOW)
123     end
124     else
125     begin
126         fail++;
127         faild_cases.push_back(cases);
128         `uvm_info(get_type_name(), $sformatf("Test %0d FAILED - Response mismatch", cases), UVM_LOW)
129         `uvm_info(get_type_name(), "Write Operation failed", UVM_LOW)
130         `uvm_info(get_type_name(), $sformatf("Expected response: %2b, Actual response: %2b",
131             expected_response, tr.actual_response), UVM_LOW)
132     end
133 end else
134 if (tr.OPERATION == 2'd2)
135 begin
136     `uvm_info(get_type_name(), $sformatf("Test %0d - Read Operation", cases), UVM_LOW)
137     tr.display();
138
139     if (((tr.ADDR >> tr.SIZE) + (tr.LEN)) >= 1024)
140     begin
141         if (tr.actual_response == expected_response)
142         begin
143             pass++;
144             `uvm_info(get_type_name(), $sformatf("Test %0d PASSED", cases), UVM_LOW)
145             `uvm_info(get_type_name(), "Read Operation passed", UVM_LOW)
146             `uvm_info(get_type_name(), $sformatf("Expected response: %2b, Actual response: %2b",
147                 expected_response, tr.actual_response), UVM_LOW)
148         end else
149         begin
150             fail++;
151             faild_cases.push_back(cases);
152             `uvm_info(get_type_name(), $sformatf("Test %0d FAILED - Response mismatch", cases), UVM_LOW)
153             `uvm_info(get_type_name(), "Read Operation failed", UVM_LOW)
154             `uvm_info(get_type_name(), $sformatf("Expected response: %2b, Actual response: %2b",
155                 expected_response, tr.actual_response), UVM_LOW)
156         end
157     end else
158     begin
159
160

```

```

161 // Check queue size and response
162 if (tr.actual_queue.size() != expected_queue.size()) begin
163     fail++;
164     faild_cases.push_back(cases);
165     `uvm_info(get_type_name(), $sformatf("Test %0d FAILED - Queue size mismatch", cases), UVM_LOW)
166     `uvm_info(get_type_name(), "Read Operation failed", UVM_LOW)
167     `uvm_info(get_type_name(), $sformatf("Expected size: %0d, Actual size: %0d",
168         expected_queue.size(), tr.actual_queue.size()), UVM_LOW)
169 end else
170 if ((tr.actual_queue == expected_queue) && (tr.actual_response == expected_response))
171 begin
172     pass++;
173     `uvm_info(get_type_name(), $sformatf("Test %0d PASSED", cases), UVM_LOW)
174     `uvm_info(get_type_name(), "Read Operation passed", UVM_LOW)
175     `uvm_info(get_type_name(), $sformatf("Expected response: %2b, Actual response: %2b",
176         expected_response, tr.actual_response), UVM_LOW)
177 end else
178 begin
179     fail++;
180     faild_cases.push_back(cases);
181     `uvm_error(get_type_name(), $sformatf("Test %0d FAILED - Data|Response mismatch", cases))
182     `uvm_info(get_type_name(), "Read Operation failed", UVM_LOW)
183     `uvm_info(get_type_name(), $sformatf("Expected response: %2b, Actual response: %2b",
184         expected_response, tr.actual_response), UVM_LOW)
185     // Print detailed mismatch information
186     for (int i = 0; i < expected_queue.size(); i++)
187     begin
188         if (expected_queue[i] != tr.actual_queue[i])
189         begin
190             `uvm_info(get_type_name(), $sformatf(" Beat[%0d]: Expected = %h, Actual = %h",
191                 i, expected_queue[i], tr.actual_queue[i]), UVM_LOW)
192         end
193     end
194 end
195 end
196 $display("");
197 end
198 endtask
199
200 function void extract_phase(uvm_phase phase);
201 super.report_phase(phase);
202 $display("== Final Results ==");
203 `uvm_info(get_type_name(), $sformatf("Total tests: %0d", cases), UVM_LOW)
204 `uvm_info(get_type_name(), $sformatf("Passed: %0d", pass), UVM_LOW)
205 `uvm_info(get_type_name(), $sformatf("Failed: %0d", fail), UVM_LOW)
206 if (faild_cases.size() > 0)
207 begin
208     for (int i = 0; i < faild_cases.size(); i++)
209     begin
210         `uvm_info(get_type_name(), $sformatf("case number: %0d failed", faild_cases[i]), UVM_LOW)
211     end
212 end
213 if (cases > 0) begin
214     cov = (real(pass) / real(cases)) * 100.0;
215     `uvm_info(get_type_name(), $sformatf("Pass Rate: %0.2FX%", cov), UVM_LOW)

```

AXI4_ENV:

```
11
12 class axi4_env extends uvm_env;
13
14     common_cfg      m_cfg;
15
16     axi4_agent      agt;
17     axi4_coverage    cov;
18     axi4_scoreboard scb;
19
20     `uvm_component_utils(axi4_env)
21
22 function new(string name = "axi4_env", uvm_component parent = null);
23     super.new(name, parent);
24     `uvm_info("axi4_env", "INSIDE NEW ENV CLASS", UVM_LOW)
25 endfunction
26
27 function void build_phase(uvm_phase phase);
28     super.build_phase(phase);
29     agt = axi4_agent::type_id::create("agt", this);
30     cov = axi4_coverage::type_id::create("cov", this);
31     scb = axi4_scoreboard::type_id::create("scb", this);
32     `uvm_info(get_type_name(), "axi4 enviroment build phase", UVM_LOW)
33
34 if(!uvm_config_db#(common_cfg)::get(this, "", "m_cfg", m_cfg)) begin
35     `uvm_fatal(get_full_name(), "Failed to get common_cfg from config DB")
36 end else
37 begin
38     $display("common_cfg retrieved successfully in environment");
39 end
40
41     uvm_config_db#(common_cfg)::set(this, "*", "m_cfg", m_cfg);
42 endfunction
43
44 function void connect_phase(uvm_phase phase);
45     super.connect_phase(phase);
46
47     // Connect config to components
48     agt.drv.m_cfg = m_cfg;
49     agt.mon.m_cfg = m_cfg;
50
51     // Connect analysis ports
52     agt.drv.ap.connect(cov.analysis_export);
53     agt.mon.ap.connect(scb.analysis_export);
54     agt.mon.ap.connect(cov.analysis_export);
55
56     `uvm_info(get_type_name(), "axi4_env connect phase", UVM_LOW)
57 endfunction
58
59 endclass
60 `endif
```

COMMAN_CFG:

```
1  `ifndef COMMON_CFG_SVH
2  `define COMMON_CFG_SVH
3
4
5  `include "uvm_macros.svh"
6  import uvm_pkg::*;
7
8  `include "axi4_transaction.svh"
9
10
11
12 class common_cfg extends uvm_object;
13
14     `uvm_object_utils(common_cfg)
15
16     event stimulus_sent_e;
17     event monitor_sent_e;
18
19     axi4_transaction current_tr;
20
21     function new(string name = "common_cfg");
22         super.new(name);
23         `uvm_info("common_cfg", "INSIDE NEW COMMON_CFG CLASS", UVM_LOW)
24     endfunction
25
26 endclass
27 `endif
```

AXI4_Assertions:

```
7 module axi4_assert (axi4_if axi4_vif);
8
9 // All outputs should be properly initialized after reset
10 property reset_awready;
11   @(posedge axi4_vif.ACLK) !axi4_vif.ARESETn |-> axi4_vif.AWREADY == 1'b1;
12 endproperty
13 A_RESET_AWREADY: assert property (reset_awready)
14   else `uvm_error("AXI_ASSERT", "AWREADY not initialized to 1 after reset");
15 C_RESET_AWREADY: cover property (reset_awready);
16
17 property reset_wready;
18   @(posedge axi4_vif.ACLK) !axi4_vif.ARESETn |-> axi4_vif.WREADY == 1'b0;
19 endproperty
20 A_RESET_WREADY: assert property (reset_wready)
21   else `uvm_error("AXI_ASSERT", "WREADY not initialized to 0 after reset");
22 C_RESET_WREADY: cover property (reset_wready);
23
24 property reset_bvalid;
25   @(posedge axi4_vif.ACLK) !axi4_vif.ARESETn |-> axi4_vif.BVALID == 1'b0;
26 endproperty
27 A_RESET_BVALID: assert property (reset_bvalid)
28   else `uvm_error("AXI_ASSERT", "BVALID not initialized to 0 after reset");
29 C_RESET_BVALID: cover property (reset_bvalid);
30
31 property reset_arready;
32   @(posedge axi4_vif.ACLK) !axi4_vif.ARESETn |-> axi4_vif.ARREADY == 1'b1;
33 endproperty
34 A_RESET_ARREADY: assert property (reset_arready)
35   else `uvm_error("AXI_ASSERT", "ARREADY not initialized to 1 after reset");
36 C_RESET_ARREADY: cover property (reset_arready);
37
38 property reset_rvalid;
39   @(posedge axi4_vif.ACLK) !axi4_vif.ARESETn |-> axi4_vif.RVALID == 1'b0;
40 endproperty
41 A_RESET_RVALID: assert property (reset_rvalid)
42   else `uvm_error("AXI_ASSERT", "RVALID not initialized to 0 after reset");
43 C_RESET_RVALID: cover property (reset_rvalid);
44
45 property reset_rlast;
46   @(posedge axi4_vif.ACLK) !axi4_vif.ARESETn |-> axi4_vif.RLAST == 1'b0;
47 endproperty
48 A_RESET_RLAST: assert property (reset_rlast)
49   else `uvm_error("AXI_ASSERT", "RLAST not initialized to 0 after reset");
50 C_RESET_RLAST: cover property (reset_rlast);
51
52
53 // AWREADY should go low after accepting address
54 property awready_deassert;
55   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
56   (axi4_vif.AWVALID && axi4_vif.AWREADY) |> !axi4_vif.AWREADY;
57 endproperty
58 A_AWREADY_DEASSERT: assert property (awready_deassert)
59   else `uvm_error("AXI_ASSERT", "AWREADY should deassert after address handshake");
60 C_AWREADY_DEASSERT: cover property (awready_deassert);
61
62
63 // Address signals should remain stable when AWVALID is high
64 property awaddr_stable;
65   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
66   axi4_vif.AWVALID && !axi4_vif.AWREADY |> $stable(axi4_vif.AWADDR);
67 endproperty
68 A_AWADDR_STABLE: assert property (awaddr_stable)
69   else `uvm_error("AXI_ASSERT", "AWADDR must remain stable when AWVALID is high");
70 C_AWADDR_STABLE: cover property (awaddr_stable);
71
72 property awlen_stable;
73   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
74   axi4_vif.AWVALID && !axi4_vif.AWREADY |> $stable(axi4_vif.AWLEN);
75 endproperty
76 A_AWLEN_STABLE: assert property (awlen_stable)
77   else `uvm_error("AXI_ASSERT", "AWLEN must remain stable when AWVALID is high");
78 C_AWLEN_STABLE: cover property (awlen_stable);
79
80 property awsize_stable;
81   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
82   axi4_vif.AWVALID && !axi4_vif.AWREADY |> $stable(axi4_vif.AWSIZE);
83 endproperty
84 A_AWSIZE_STABLE: assert property (awsize_stable)
85   else `uvm_error("AXI_ASSERT", "AWSIZE must remain stable when AWVALID is high");
86 C_AWSIZE_STABLE: cover property (awsize_stable);
87
88 // WDATA should remain stable when WVALID is high
89 property wdata_stable;
90   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
91   axi4_vif.WVALID && !axi4_vif.WREADY |> $stable(axi4_vif.WDATA);
92 endproperty
93 A_WDATA_STABLE: assert property (wdata_stable)
94   else `uvm_error("AXI_ASSERT", "WDATA must remain stable when WVALID is high");
95 C_WDATA_STABLE: cover property (wdata_stable);
96
97 // WLAST should be asserted on the last data beat
98 property wlast_on_last_beat;
99   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
100   (axi4_vif.WVALID && axi4_vif.WREADY && axi4_vif.WLAST) |> !axi4_vif.WREADY;
101 endproperty
102 A_WLAST_LAST_BEAT: assert property (wlast_on_last_beat)
103   else `uvm_error("AXI_ASSERT", "WREADY should deassert after WLAST");
104 C_WLAST_LAST_BEAT: cover property (wlast_on_last_beat);
105
106 // Write response must come after write data completion
107 property write_order;
108   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
109   $rose(axi4_vif.BVALID) |> $past(axi4_vif.WVALID && axi4_vif.WREADY && axi4_vif.WLAST);
110 endproperty
111 A_WRITE_ORDER_DATA_RESP: assert property (write_order)
112   else `uvm_error("AXI_ASSERT", "Write response cannot start without data completion");
113 C_WRITE_ORDER_DATA_RESP: cover property (write_order);
114
```

```

115 // BVALID should be asserted after write data completion
116 property bvalid_after_wlast;
117     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
118     (axi4_vif.BVALID && axi4_vif.WREADY && axi4_vif.WLAST) | => axi4_vif.BVALID;
119 endproperty
120 A_BVALID_AFTER_WLAST: assert property (bvalid_after_wlast)
121     else `uvm_error("AXI_ASSERT", "BVALID should be asserted after WLAST handshake");
122 C_BVALID_AFTER_WLAST: cover property (bvalid_after_wlast);
123
124 // BVALID should remain stable until BREADY
125 property bvalid_stable;
126     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
127     axi4_vif.BVALID && !axi4_vif.BREADY | => axi4_vif.BVALID;
128 endproperty
129 A_BVALID_STABLE: assert property (bvalid_stable)
130     else `uvm_error("AXI_ASSERT", "BVALID must remain stable until handshake");
131 C_BVALID_STABLE: cover property (bvalid_stable);
132
133 // BRESP should remain stable when BVALID is high
134 property bresp_stable;
135     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
136     axi4_vif.BVALID && !axi4_vif.BREADY | => $stable(axi4_vif.BRESP);
137 endproperty
138 A_BRESP_STABLE: assert property (bresp_stable)
139     else `uvm_error("AXI_ASSERT", "BRESP must remain stable when BVALID is high");
140 C_BRESP_STABLE: cover property (bresp_stable);
141
142 // BVALID should deassert after handshake
143 property bvalid_deassert;
144     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
145     (axi4_vif.BVALID && axi4_vif.BREADY) | => !axi4_vif.BVALID;
146 endproperty
147 A_BVALID_DEASSERT: assert property (bvalid_deassert)
148     else `uvm_error("AXI_ASSERT", "BVALID should deassert after response handshake");
149 C_BVALID_DEASSERT: cover property (bvalid_deassert);
150
151 // ARREADY should go low after accepting address
152 property arready_deassert;
153     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
154     (axi4_vif.ARVALID && axi4_vif.ARREADY) | => !axi4_vif.ARREADY;
155 endproperty
156 A_ARREADY_DEASSERT: assert property (arready_deassert)
157     else `uvm_error("AXI_ASSERT", "ARREADY should deassert after address handshake");
158 C_ARREADY_DEASSERT: cover property (arready_deassert);
159
160 // Read address signals should remain stable when ARVALID is high
161 property araddr_stable;
162     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
163     axi4_vif.ARVALID && !axi4_vif.ARREADY | => $stable(axi4_vif.ARADDR);
164 endproperty
165 A_ARADDR_STABLE: assert property (araddr_stable)
166     else `uvm_error("AXI_ASSERT", "ARADDR must remain stable when ARVALID is high");
167 C_ARADDR_STABLE: cover property (araddr_stable);
168

```

```

169 property arlen_stable;
170     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
171     axi4_vif.ARVALID && !axi4_vif.ARREADY | => $stable(axi4_vif.ARLN);
172 endproperty
173 A_ARLEN_STABLE: assert property (arlen_stable)
174     else `uvm_error("AXI_ASSERT", "ARLEN must remain stable when ARVALID is high");
175 C_ARLEN_STABLE: cover property (arlen_stable);
176
177 property arsize_stable;
178     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
179     axi4_vif.ARVALID && !axi4_vif.ARREADY | => $stable(axi4_vif.ARSIZE);
180 endproperty
181 A_ARSIZE_STABLE: assert property (arsize_stable)
182     else `uvm_error("AXI_ASSERT", "ARSIZE must remain stable when ARVALID is high");
183 C_ARSIZE_STABLE: cover property (arsize_stable);
184
185
186 // RVALID should be asserted after read address
187 property rvalid_after_araddr;
188     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
189     (axi4_vif.ARVALID && axi4_vif.ARREADY) | -> ##[1:3] axi4_vif.RVALID;
190 endproperty
191 A_RVALID_AFTER_ARADDR: assert property (rvalid_after_araddr)
192     else `uvm_error("AXI_ASSERT", "RVALID should be asserted within 3 cycles after read address");
193 C_RVALID_AFTER_ARADDR: cover property (rvalid_after_araddr);
194
195 // RVALID should remain stable until RREADY
196 property rvalid_stable;
197     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
198     axi4_vif.RVALID && !axi4_vif.RREADY | => axi4_vif.RVALID;
199 endproperty
200 A_RVALID_STABLE: assert property (rvalid_stable)
201     else `uvm_error("AXI_ASSERT", "RVALID must remain stable until handshake");
202 C_RVALID_STABLE: cover property (rvalid_stable);
203
204 // RRESP should remain stable when RVALID is high
205 property rresp_stable;
206     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
207     axi4_vif.RVALID && !axi4_vif.RREADY | => $stable(axi4_vif.RRESP);
208 endproperty
209 A_RRESP_STABLE: assert property (rresp_stable)
210     else `uvm_error("AXI_ASSERT", "RRESP must remain stable when RVALID is high");
211 C_RRESP_STABLE: cover property (rresp_stable);
212
213 // RLAST should remain stable when RVALID is high
214 property rlast_stable;
215     @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
216     axi4_vif.RVALID && !axi4_vif.RREADY | => $stable(axi4_vif.RLAST);
217 endproperty
218 A_RLAST_STABLE: assert property (rlast_stable)
219     else `uvm_error("AXI_ASSERT", "RLAST must remain stable when RVALID is high");
220 C_RLAST_STABLE: cover property (rlast_stable);
221

```



```

230 // RRESP should be OKAY (00) or SLVERR (10)
231 property rresp_valid_values;
232   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
233   axi4_vif.RVALID |> (axi4_vif.RRESP == 2'b00 || axi4_vif.RRESP == 2'b10);
234 endproperty
235 A_RRESP_VALID_VALUES: assert property (rresp_valid_values)
236   else `uvm_error("AXI_ASSERT", "Invalid RRESP value: %b", axi4_vif.RRESP));
237 C_RRESP_VALID_VALUES: cover property (rresp_valid_values);
238
239 // 4KB boundary crossing should result in SLVERR for write
240 property write_boundary;
241   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
242   (axi4_vif.BVALID &&
243     (((axi4_vif.AWADDR & 16'h0FFF) + ((axi4_vif.AWLEN) << axi4_vif.AWSIZE)) > 16'h0FFF))
244   |> axi4_vif.BRESP == 2'b10;
245 endproperty
246 A_WRITE_BOUNDARY_ERROR: assert property (write_boundary)
247   else `uvm_error("AXI_ASSERT", "4KB boundary crossing should result in SLVERR");
248 C_WRITE_BOUNDARY_ERROR: cover property (write_boundary);
249
250 // Out of memory range should result in SLVERR for write
251 property write_range;
252   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
253   (axi4_vif.BVALID && ((axi4_vif.AWADDR >> 2) >= 1024))
254   |> axi4_vif.BRESP == 2'b10;
255 endproperty
256 A_WRITE_RANGE_ERROR: assert property (write_range)
257   else `uvm_error("AXI_ASSERT", "Out of range write should result in SLVERR");
258 C_WRITE_RANGE_ERROR: cover property (write_range);
259
260 // 4KB boundary crossing should result in SLVERR for read
261 property read_boundary;
262   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
263   (axi4_vif.RVALID &&
264     (((axi4_vif.ARADDR & 16'h0FFF) + ((axi4_vif.ARLLEN) << axi4_vif.ARSIZE)) > 16'h0FFF))
265   |> axi4_vif.RRESP == 2'b10;
266 endproperty
267 A_READ_BOUNDARY_ERROR: assert property (read_boundary)
268   else `uvm_error("AXI_ASSERT", "4KB boundary crossing should result in SLVERR for read");
269 C_READ_BOUNDARY_ERROR: cover property (read_boundary);
270
271 // Out of memory range should result in SLVERR for read
272 property read_range;
273   @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
274   (axi4_vif.RVALID && ((axi4_vif.ARADDR >> 2) >= 1024))
275   |> axi4_vif.RRESP == 2'b10;
276 endproperty
277 A_READ_RANGE_ERROR: assert property (read_range)
278   else `uvm_error("AXI_ASSERT", "Out of range read should result in SLVERR");
279 C_READ_RANGE_ERROR: cover property (read_range);
280

```

System Results:

- Transcript:

```


# UVM_INFO axi4_sequence.sv(63) @ 2614447530000: reporter@axi4_sequence [axi4_sequence] Sequence completed - Generated 500000 transactions
# UVM_INFO axi4_test.sv(53) @ 2614447530000: uvm_test_top [axi4_test] AXI4 test sequence completed
# UVM_INFO debug_sequence.sv(53) @ 2614447530000: reporter@debug_sequence [debug_sequence] Starting debug sequence with targeted scenarios
# UVM_INFO debug_sequence.sv(57) @ 2614447530000: reporter@debug_sequence [debug_sequence] Testing scenario 0: Read near 4KB boundary
# UVM_INFO axi4_transaction.sv(204) @ 2614447530000: reporter@axi4_transaction [axi4_transaction] INSIDE NEW TRANSACTION CLASS
# UVM_INFO axi4_scoreboard.sv(137) @ 2614448110000: uvm_test_top.env.scb [axi4_scoreboard] Test 500001 - Read Operation
# UVM_INFO axi4_transaction.sv(177) @ 2614448110000: reporter@axi4_transaction [axi4_transaction] ADDR = 4080, LEN = 3, SIZE = 2, Memory Access = 1023
# UVM_INFO axi4_transaction.sv(180) @ 2614448110000: reporter@axi4_transaction [axi4_transaction] Delays - AW:3, W:0, B:6, AR:1, R:2
# UVM_INFO axi4_scoreboard.sv(173) @ 2614448110000: uvm_test_top.env.scb [get_type_name()] Test 500001 PASSED
# UVM_INFO axi4_scoreboard.sv(174) @ 2614448110000: uvm_test_top.env.scb [get_type_name()] Read Operation passed
# UVM_INFO axi4_scoreboard.sv(175) @ 2614448110000: uvm_test_top.env.scb [get_type_name()] Expected response: 00, Actual response: 00

#
# --- Final Results ---
# UVM_INFO debug_sequence.sv(104) @ 2615815150000: reporter@debug_sequence [debug_sequence] Completed scenario 9: Large read in middle range
# UVM_INFO debug_sequence.sv(109) @ 2615815150000: reporter@debug_sequence [debug_sequence] Debug sequence completed - Generated 500 targeted transactions
# UVM_INFO axi4_test.sv(56) @ 2615815150000: uvm_test_top [axi4_test] Debug sequence completed
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 2615815150000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# === Final Results ===
# UVM_INFO axi4_scoreboard.sv(206) @ 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Total tests: 500500
# UVM_INFO axi4_scoreboard.sv(207) @ 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Passed: 500500
# UVM_INFO axi4_scoreboard.sv(208) @ 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Failed: 0
# UVM_INFO axi4_scoreboard.sv(218) @ 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Pass Rate: 100.00%
# UVM_INFO axi4_coverage.sv(128) @ 2615815150000: uvm_test_top.env.cov [axi4_coverage] Final Coverage = 100.00%

#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :3503558
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
#
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [UVMTOP] 1
# [axi4_agent] 3
# [axi4_coverage] 3
# [axi4_drive] 1
# [axi4_driver] 2
# [axi4_env] 3
# [axi4_monitor] 2
# [axi4_scoreboard] 500506
# [axi4_sequence] 2
# [axi4_sequencer] 1
# [axi4_test] 5
# [axi4_transaction] 1501500
# [common_cfg] 1
# [debug_sequence] 23
# [get_type_name()] 1501500
# [my_axi4_agent] 1
#
# ** Note: $finish : C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 2615815150 ns Iteration: 61 Instance: /top
# 1

```

- Wave:



- Assertions:

top/check/C_RESET_AWREADY	SVA	✓	Off	3	1	Unli...	1	100%	✓	0	80	5000 ps	3
top/check/C_RESET_WREADY	SVA	✓	Off	3	1	Unli...	1	100%	✓	0	80	5000 ps	3
top/check/C_RESET_BVALID	SVA	✓	Off	3	1	Unli...	1	100%	✓	0	80	5000 ps	3
top/check/C_RESET_ARREADY	SVA	✓	Off	3	1	Unli...	1	100%	✓	0	80	5000 ps	3
top/check/C_RESET_RVALID	SVA	✓	Off	3	1	Unli...	1	100%	✓	0	80	5000 ps	3
top/check/C_RESET_RLAST	SVA	✓	Off	3	1	Unli...	1	100%	✓	0	80	5000 ps	3
top/check/C_AWREADY_DEASSERT	SVA	✓	Off	402	1	Unli...	1	100%	✓	0	80	14165000 ps	402
top/check/C_AWADDR_STABLE	SVA	✓	Off	7638	1	Unli...	1	100%	✓	0	160	14185000 ps	7638
top/check/C_AWLEN_STABLE	SVA	✓	Off	7638	1	Unli...	1	100%	✓	0	160	14185000 ps	7638
top/check/C_AWSIZE_STABLE	SVA	✓	Off	7638	1	Unli...	1	100%	✓	0	160	14185000 ps	7638
top/check/C_WDATA_STABLE	SVA	✓	Off	7638	1	Unli...	1	100%	✓	0	160	14435000 ps	7638
top/check/C_WLAST_LAST_BEAT	SVA	✓	Off	402	1	Unli...	1	100%	✓	0	80	14415000 ps	402
top/check/C_WRITE_ORDER_DATA_RES...	SVA	✓	Off	402	1	Unli...	1	100%	✓	0	80	14425000 ps	402
top/check/C_BVALID_AFTER_WLAST	SVA	✓	Off	402	1	Unli...	1	100%	✓	0	80	14415000 ps	402
top/check/C_BVALID_STABLE	SVA	✓	Off	9013	1	Unli...	1	100%	✓	0	160	14435000 ps	9013
top/check/C_BRESP_STABLE	SVA	✓	Off	9013	1	Unli...	1	100%	✓	0	160	14435000 ps	9013
top/check/C_BVALID_DEASSERT	SVA	✓	Off	402	1	Unli...	1	100%	✓	0	80	14685000 ps	402
top/check/C_ARREADY_DEASSERT	SVA	✓	Off	598	1	Unli...	1	100%	✓	0	80	75000 ps	598
top/check/C_ARADDR_STABLE	SVA	✓	Off	11362	1	Unli...	1	100%	✓	0	160	95000 ps	11362
top/check/C_ARLEN_STABLE	SVA	✓	Off	11362	1	Unli...	1	100%	✓	0	160	95000 ps	11362
top/check/C_ARSIZE_STABLE	SVA	✓	Off	11362	1	Unli...	1	100%	✓	0	160	95000 ps	11362
top/check/C_RVALID_AFTER_ARADDR	SVA	✓	Off	598	1	Unli...	1	100%	✓	0	80	75000 ps	598
top/check/C_RVALID_STABLE	SVA	✓	Off	89654	1	Unli...	1	100%	✓	0	160	115000 ps	189654
top/check/C_RRESP_STABLE	SVA	✓	Off	89654	1	Unli...	1	100%	✓	0	160	115000 ps	189654
top/check/C_RLAST_STABLE	SVA	✓	Off	89654	1	Unli...	1	100%	✓	0	160	115000 ps	189654
top/check/C_BRESP_VALID_VALUES	SVA	✓	Off	9415	1	Unli...	1	100%	✓	0	80	14425000 ps	9415
top/check/C_RRESP_VALID_VALUES	SVA	✓	Off	40782	1	Unli...	1	100%	✓	0	80	105000 ps	240782
top/check/C_WRITE_BOUNDARY_ERROR	SVA	✓	Off	603	1	Unli...	1	100%	✓	0	80	21425000 ps	603
top/check/C_WRITE_RANGE_ERROR	SVA	✓	Off	4830	1	Unli...	1	100%	✓	0	80	14425000 ps	4830
top/check/C_READ_BOUNDARY_ERROR	SVA	✓	Off	85058	1	Unli...	1	100%	✓	0	80	31155000 ps	85058
top/check/C_READ_RANGE_ERROR	SVA	✓	Off	19081	1	Unli...	1	100%	✓	0	80	12045000 ps	119081

- Function coverage

/axi4_pkg/axi4_coverage	100.00%					
TYPE axi4_cov	100.00%	100	100.00...			auto(1)
CVP axi4_cov::#{coverpoint_0#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_1#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_2#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_3#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_4#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_5#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_6#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_7#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_8#}	100.00%	100	100.00...			
CVP axi4_cov::#{coverpoint_9#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.ar_valid_delay_10#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.r_ready_delay_11#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.aw_valid_delay_12#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.w_valid_delay_13#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.DATA_14#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.ADDR_15#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.DATA_16#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.LEN_17#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.LEN_18#}	100.00%	100	100.00...			
CVP axi4_cov::#{tr.ADDR_19#}	100.00%	100	100.00...			
CROSS axi4_cov::#{cross_0#}	100.00%	100	100.00...			
CROSS axi4_cov::#{cross_1#}	100.00%	100	100.00...			
CROSS axi4_cov::#{cross_2#}	100.00%	100	100.00...			
CROSS axi4_cov::#{cross_3#}	100.00%	100	100.00...			
CROSS axi4_cov::#{cross_4#}	100.00%	100	100.00...			

- Code coverage:

```
FSM Coverage:
Enabled Coverage          Bins      Hits      Misses  Coverage
-----
FSM States                7        7         0    100.00%
FSM Transitions          10        7         3     70.00%

=====FSM Details=====

FSM Coverage for instance /top/dut --

FSM_ID: write_state
Current State Object : write_state
-----
State Value MapInfo :
-----
Line          State Name          Value
-----
104           W_IDLE              0
120           W_ADDR              1
125           W_DATA              2
147           W_RESP              3

Covered States :
-----
                State          Hit_count
                -----
                W_IDLE          21003
                W_ADDR          21000
                W_DATA          21000
                W_RESP          21000

Covered Transitions :
-----
Line          Trans_ID          Hit_count          Transition
-----
116           0                21000              W_IDLE -> W_ADDR
```

Comment: Fsm Transitions has 70% coverage as it doesn't handle moving from data to addr or from resp to data or addr.


```

Statement Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Statements                83      83      0    100.00%

=====Statement Details=====

Statement Coverage for instance /top/dut --

  Line      Item          Count    Source
  ----      -
File axi4.sv
  24          1              3
  25          1              3
  28          1            20457
  29          1            20457
  32          1          1905673
  33          1          1905673
  62          1        21422144
  65          1              2
  66          1              2
  67          1              2
  68          1              2
  70          1              2
  71          1              2

```

```

Expression Coverage:
  Enabled Coverage          Bins  Covered  Misses  Coverage
  -----
  Expressions                5      5      0    100.00%

=====Expression Details=====

Expression Coverage for instance /top/dut --

  File axi4.sv
  -----Focused Expression View-----
Line   28 Item   1 (((inter.AWADDR & 4095) + ((inter.AWLEN + 1) << inter.AWSIZE)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

  -----Focused Expression View-----
Line   29 Item   1 (((inter.ARADDR & 4095) + ((inter.ARLLEN + 1) << inter.ARSIZE)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

  -----Focused Expression View-----
Line   32 Item   1 ((write_addr >> 2) < 1024)
Expression totals: 1 of 1 input term covered = 100.00%

  -----Focused Expression View-----
Line   33 Item   1 ((read_addr >> 2) < 1024)
Expression totals: 1 of 1 input term covered = 100.00%

  -----Focused Expression View-----
Line   196 Item  1 (read_burst_cnt == 0)
Expression totals: 1 of 1 input term covered = 100.00%

```

```

=====
=== Instance: /top/dut
=== Design Unit: work.axi4
=====
Branch Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Branches                 35      35      0    100.00%

=====Branch Details=====

Branch Coverage for instance /top/dut

  Line      Item          Count    Source
  ----      -
File axi4.sv
  -----IF Branch-----
  63          1            21422144  Count coming in to IF
  63          1              2
  95          1            21422142
Branch totals: 2 hits of 2 branches = 100.00%

  -----CASE Branch-----
  103          1            21422142  Count coming in to CASE
  104          1          11875720
  120          1           21000
  125          1          8959065
  147          1          566356
  155          1              1
Branch totals: 5 hits of 5 branches = 100.00%

  -----IF Branch-----
  109          1          11875720  Count coming in to IF
  109          1           21000
  109          1          11854720  All False Count
Branch totals: 2 hits of 2 branches = 100.00%

```

```
=====
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles                272    247     25    90.80%

=====Toggle Details=====

Toggle Coverage for instance /top/inter --

Node      1H->0L    0L->1H  "Coverage"
-----
ARADDR[1-0]    0         0      0.00
ARSIZE[2-0]    0         0      0.00
AWADDR[1-0]    0         0      0.00
AWSIZE[2-0]    0         0      0.00
BRESP[0]       0         0      0.00
RRESP[1]       0         1     50.00
RRESP[0]       0         0      0.00

Total Node Count    =    136
Toggled Node Count  =    123
Untoggled Node Count =     13

Toggle Coverage     =    90.80% (247 of 272 bins)
```

Comment: Toggle 90% coverage as resp is always 0 or 2, so the first bit doesn't toggle, and size is always 2, so it doesn't toggle, and the first 2 bits of addr are always 0 also.

```
Condition Coverage:
  Enabled Coverage      Bins  Covered  Misses  Coverage
  -----
  Conditions            23     18       5    78.26%

=====Condition Details=====

Condition Coverage for instance /top/dut --

File axi4.sv
-----Focused Condition View-----
Line 109 Item 1 (inter.AWVALID && inter.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

Input Term  Covered  Reason for no coverage  Hint
-----
inter.AWVALID    Y
inter.AWREADY    N  '_0' not hit           Hit '_0'

Rows:      Hits  FEC Target      Non-masking condition(s)
-----
Row 1:      1  inter.AWVALID_0  -
Row 2:      1  inter.AWVALID_1  inter.AWREADY
Row 3:  ***0***  inter.AWREADY_0  inter.AWVALID
Row 4:      1  inter.AWREADY_1  inter.AWVALID

-----Focused Condition View-----
Line 126 Item 1 (inter.WVALID && inter.WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

Input Term  Covered  Reason for no coverage  Hint
-----
inter.WVALID    Y
inter.WREADY    N  '_0' not hit           Hit '_0'

Rows:      Hits  FEC Target      Non-masking condition(s)
-----
```

```

-----Focused Condition View-----
Line      109 Item    1  (inter.AWVALID && inter.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term  Covered  Reason for no coverage  Hint
  -----
inter.AWVALID      Y
inter.AWREADY      N  '_0' not hit      Hit '_0'

  Rows:      Hits  FEC Target      Non-masking condition(s)
  -----
Row   1:      1  inter.AWVALID_0      -
Row   2:      1  inter.AWVALID_1      inter.AWREADY
Row   3:    ***0***  inter.AWREADY_0      inter.AWVALID
Row   4:      1  inter.AWREADY_1      inter.AWVALID

-----Focused Condition View-----
Line      126 Item    1  (inter.WVALID && inter.WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term  Covered  Reason for no coverage  Hint
  -----
inter.WVALID      Y
inter.WREADY      N  '_0' not hit      Hit '_0'

  Rows:      Hits  FEC Target      Non-masking condition(s)
  -----
Row   1:      1  inter.WVALID_0      -
Row   2:      1  inter.WVALID_1      inter.WREADY
Row   3:    ***0***  inter.WREADY_0      inter.WVALID
Row   4:      1  inter.WREADY_1      inter.WVALID

-----Focused Condition View-----
Line      127 Item    1  (write_addr_valid && ~write_boundary_cross)
Condition totals: 2 of 2 input terms covered = 100.00%

-----Focused Condition View-----
Line      134 Item    1  (inter.WLAST || (write_burst_cnt == 0))
Condition totals: 1 of 2 input terms covered = 50.00%

```

Comment: condition coverage has only 78.26% because we sample only input values, not output as AWREADY and WREADY, we don't change the values of these signals, which causes not all conditions to be hit.

Run.do:

- For coverage:

```
if {[file exists work]} {  
    vlib work  
}  
  
vlog -f files.txt +cover -covercells  
  
vsim work.top -cover  
  
coverage save -onexit cov.ucdb -du work.axi4  
  
do wave.do  
  
run -all  
  
coverage report -details -output cov_report.txt
```

- For Assertions:

```
vlib work  
  
vlog -f files.txt  
  
vsim -assertdebug +acc -voptargs=+acc work.top  
  
run -all
```