AXI4 Verification Project


Abdelrahman Ahmed

Contents

Project O	Overview:	3
AXI4 Sys	stem:	3
Object	tives:	4
Scope	and Approach:	4
Design	n Under Test:	4
	AXI4 Memory:	5
AXI4 o	design:	5
Interfa	ace:	9
Design	n top:	9
Sequno	ce item:	10
	Declerations:	10
	constraints:	10
	Functions:	12
Main S	Sequence:	12
Debug	g sequence:	13
AXI4		14
AXI4	Driver:	14
AXI4_	_Monitor:	16
AXI4_	Sequencer:	18
AXI4_	_Agent:	18
AXI4	Coverage:	19
AXI4_	Scoreboard:	20
	Golden model	20
	Check:	21
AXI4	ENV:	22
COMN	- MAN_CFG:	22
AXI4_	_Assertions:	23
System	n Results:	25
	Transcript:	25
	Wave:	26
	Assertions:	26
	Function coverage	
	Code coverage:	
Run.do	0:	
	For coverage:	
	For Assertions:	

Project Overview:

This report presents the comprehensive verification of an AXI4-compliant memory-mapped slave design using the Universal Verification Methodology (UVM). The project demonstrates the practical application of advanced verification concepts and methodologies to ensure the reliability and functionality of a critical digital design component.



AXI4 System:

The Advanced eXtensible Interface (AXI4) protocol, developed by ARM, has become the industry standard for high-performance, high-frequency system designs. Memory-mapped slave devices implementing this protocol are fundamental components in modern System-on-Chip (SoC) architectures, requiring rigorous verification to ensure correct functionality across various operating conditions and use cases.

The complexity of AXI4 protocol compliance, combined with the critical nature of memory operations in digital systems, necessitates a systematic and comprehensive verification approach. Traditional verification methodologies often fall short in providing the coverage depth and reusability required for such complex designs. This project addresses these challenges by implementing a complete UVM-based verification environment.

Objectives:

The primary objectives of this verification project are:

- 1. **Complete UVM Environment Development**: Implement a full-scale UVM verification environment incorporating all essential components including agents, drivers, monitors, sequences, sequences, and scoreboards.
- 2. **Comprehensive Functional Verification**: Verify the core READ and WRITE operations of the AXI4 memory-mapped slave design, ensuring protocol compliance and correct data handling.
- 3. **Coverage Closure**: Achieve 100% functional and code coverage with appropriate justifications for any coverage gaps, demonstrating thorough verification completeness.
- 4. **Assertion-Based Verification**: Integrate SystemVerilog Assertions (SVA) within the UVM framework to provide real-time protocol checking and error detection.
- 5. **UVM Best Practices Implementation**: Demonstrate proper usage of UVM phasing, reporting mechanisms, and testbench architecture following industry best practices.

Scope and Approach:

This project focuses on verifying the fundamental memory operations (READ/WRITE) of the AXI4-compliant design while maintaining the flexibility to extend verification to burst operations and advanced features. The verification approach employs:

- Layered Testbench Architecture: Implementation of a scalable UVM testbench structure with clear separation of concerns
- Constrained Random Verification: Generation of comprehensive stimulus patterns using SystemVerilog constraints
- Coverage-Driven Verification: Systematic tracking of functional and code coverage metrics to ensure verification completeness
- Assertion-Based Verification: Integration of protocol-specific assertions for real-time checking
- Advanced UVM Features: Utilization of factory patterns, configuration objects, and TLM communicatio

Design Under Test:

The Design Under Test (DUT) is an AXI4-compliant memory-mapped slave that interfaces with AXI4 masters to handle memory transactions. The design implements the standard AXI4 protocol features including:

- Address and data channel handshaking
- Read and write transaction processing
- Response generation and error handling
- Protocol-compliant signal timing and behavior

• AXI4 Memory:

AXI4 design:

```
module axi4 #(
       parameter DATA_WIDTH = 32,
parameter ADDR_WIDTH = 16,
                                                                                    ARESETn.
        // Write address channel
       input wire [ADDR_WIDTH-1:0]
input wire [7:0]
input wire [2:0]
input wire
output reg
       input wire [DATA_WIDTH-1:0]
input wire
input wire
output reg
                                                                                    WLAST,
WREADY,
       // Write response channel output reg [1:0] output reg input wire
       input wire [ADDR_WIDTH-1:0]
input wire [7:0]
input wire [2:0]
input wire
output reg
       // Read data channel
output reg [DATA_WIDTH-1:0]
output reg [1:0]
       // Internal memory signals
reg mem_en, mem_we;
reg [$clog2(MEMORY_DEPTH)-1:0] mem_addr;
reg [DATA_WIDTH-1:0] mem_wdata;
wire [DATA_WIDTH-1:0] mem_rdata;
       // Address and burst management
reg [ADDR_WIDTH-1:0] write_addr, read_addr;
reg [7:0] write_burst_len, read_burst_len;
reg [7:0] write_burst_cnt, read_burst_cnt;
       reg [2:0] write_size, read_size;
```

```
wire [ADDR_WIDTH-1:0] write_addr_incr,read_addr_incr;

wire write_boundary_cross, read_boundary_cross;

wire write_addr_valid, read_addr_valid;

// Address increment calculation
assign write_addr_incr = (1 << write_size);
assign read_addr_incr = (1 << read_size);

// Address boundary check (4KB boundary = 12 bits)
assign write_boundary_cross = ((ARADDR & 12'hFFF) + ((AMLEN) << ANSIZE)) > 12'hFFF;

// Address range check
assign write_addr_valid = (write_addr >> 2) < MEMORY_DEPTH;

// Address range check
assign write_addr_valid = (write_addr >> 2) < MEMORY_DEPTH;

// Memory instance
axii_memory #(

...DATA_WIDTH(DATA_WIDTH),
...DEPTH(MEMORY_DEPTH)),
...DEPTH(MEMORY_DEPTH)),
...DEPTH(MEMORY_DEPTH)
) mem_inst (
...c.Lk(ACLK),
...rst_n(ARESEIn),
...mem_widdr(mem_addr),
...mem_widdr(mem_addr),
...mem_widdr(mem_addr),
...mem_widdr(mem_addr),
...mem_widdr(mem_addr),
...mem_widdr(mem_addr),
...mem_widdr(mem_addr),
...mem_widdr(mem_addr),
...mem_widdr(mem_rdata)
);

// FSM states
reg [2:0] write_state;
localparam M_IDLE = 3'd0,
M_ADDR = 3'd1,
M_DATA = 3'd2,
M_RESP = 3'd3;

// Registered memory read data for timing
reg [DATA_WIDTH-1:0] mem_rdata_reg;
```

```
always @(posedge ACLK or negedge ARESETn) begin
if (!ARESETn) begin
// Reset all outputs
AWREADY <= 1'b1; // Ready to accept address
WREADY <= 1'b0;
BRESP <= 2'b00;

ARREADY <= 1'b0;
BRESP <= 2'b00;

ARREADY <= 1'b0;
RRESP <= 2'b00;
RATE <= {DATA_WIDTH{1'b0}};
RLAST <= 1'b0;

// Internal reset
write_state <= W_IDLE;
read_state <= R_IDLE;

mem_en <= 1'b0;
mem_we <= 1'b0;
mem_wdata <= {DATA_WIDTH{1'b0}};
mem_addr <= {$cLog2(MEMORY_DEPTH){1'b0}};
mem_addr <= {DATA_WIDTH{1'b0}};
write_addr <= {ADDR_WIDTH{1'b0}};
write_burst_len <= 8'b0;
write_burst_cnt <= 8'b0;
write_size <= 3'b0;
read_addr <= {ADDR_WIDTH{1'b0}};
read_burst_len <= 8'b0;
read_burst_cnt <= 8'b0;
read_burst_cnt <= 8'b0;
read_size <= 3'b0;

mem_rdata_reg <= {DATA_WIDTH{1'b0}};

end else begin
// Default memory disable
mem_en <= 1'b0;
mem_we <= 1'b0;
```

```
// Set response - delayed until write completion
if (!write_addr_valid || write_boundary_cross) begin
BRESP <= 2'b10; // SLVERR
end else begin
BRESP <= 2'b00; // OKAY
end
BVALID <= 1'b1;
end else
begin

// Continue burst - increment address
write_addr <= write_addr + write_addr_incr;
write_burst_cnt <= write_burst_cnt - 1'b1;
end
end

W_RESP: begin
if (BREADY && BVALID) begin
BVALID <= 1'b0;
BRESP <= 2'b00;
write_state <= W_IDLE;
end
end

default: write_state <= W_IDLE;
endcase
```

```
// Read Channel FSM
// Case (read_state)
R_IDLE: begin
R_ARREADY <= 1'b0;
RRAKAT <= ARADDR;
RRAKAT <= ARADDR;
RRAKAT <= ARADDR;
RRAKAT <= ARSIZE;
RRAKAT <= 1'b0;
RRAKAT <= 1'b0;
RRAKAT <= 1'b0;
RRAKAT <= 1'b0;
RRAKAT <= ARSIZE;
RRAKAT <= 1'b0;
RRAKAT <= ARSIZE;
RRAKAT <= 1'b0;
RRAKAT <= ARSIZE;
RRAKAT  == ADDR;
RAMICH  == 1'b1;
RRAKAT  == ARSIZE;
RRAKAT  == ARSIZ
```

```
if (read_burst_cnt > 0)
begin
    // Continue burst
    read_addr <= read_addr + read_addr_incr;
    read_burst_cnt <= read_burst_cnt - 1'b1;

    // Start next read
    if (read_addr_valid && !read_boundary_cross) begin
        mem_en <= 1'b1;
        mem_addr <= (read_addr + read_addr_incr) >> 2;
end

    // Stay in R_DATA for next transfer
end else
begin
    // End of burst
    RLAST <= 1'b0;
    read_state <= R_IDLE;
end
end

default: read_state <= R_IDLE;
endcase
end
end
end
end</pre>
```

Interface:

```
interface axi4_if ();

Logic ACLK;
Logic ARESETn;
Logic AWVALID;
Logic AWREADY;
Logic WLAST;
Logic WLAST;
Logic WVALID;
Logic READY;
Logic READY;
Logic READY;
Logic READY;
Logic READY;
Logic READY;
Logic ARREADY;
Logic AREADY;
Logic BVALID;
Logic [15:0] AWADDR;
Logic [7:0] AWLEN;
Logic [31:0] WDATA;
Logic [31:0] RDATA;
Logic [7:0] ARLEN;
Logic [1:0] RRESP;
Logic [1:0] BRESP;
```

Design top:

```
initial
begin
    uvm_config_db#(uvm_active_passive_enum)::set(null, "uvm_test_top.env.agt","is_active", UVM_ACTIVE);
    /*uvm_config_db#(virtual axi4_if)::set(null, "uvm_test_top.env.agt.*", "axi4_intf", axi4_vif);
    uvm_config_db#(virtual axi4_if)::set(null, "uvm_test_top.env.scb", "axi4_intf", axi4_vif);
    uvm_config_db#(virtual axi4_if)::set(null, "uvm_test_top.env.agt.sqr.*", "axi4_intf", axi4_vif);*/
    uvm_config_db#(virtual axi4_if)::set(null, "*", "axi4_intf", axi4_vif);
    run_test("axi4_test");
end
endmodule
```

Sequnce item:

Declerations:

```
ifindef AXI4_TRANSACTION_SVH

define AXI4_TRANSACTION_SVH

include "uvm_macros.svh"

import uvm_pkg::*;

class axi4_transaction extends uvm_sequence_item;

// Write signals

rand logic [15:0] ADDR;

rand logic [7:0] LEN;

rand logic [2:0] SIZE;

rand logic [1:0] OPERATION;

logic [31:0] all_data[$];

logic [31:0] actual_queue[$];

logic [1:0] actual_response;

// Random delays for handshaking

rand logic [2:0] aw_valid_delay;

rand logic [2:0] b_ready_delay;

rand logic [2:0] randlogic [2:
```

• constraints:

```
135
136
137
138
139
140
140
152'd32768 : 32'd49151],
141
141
142
143
143
144
145
151
145
151
166
163
163
164
165
166
166
166
166
167
168
168
169
170
170
170
170
170
170
170

DATA inside {
132'd49152 : 32'd65535],
132'd262143],
132'd262144 : 32'd1048575]
144
155
160
160
161
162
163
164
165
166
167
168
168
169
169
170
170
170
170
171
171
171
171
172

DATA inside {
132'd10777216 : 32'd268435455],
132'd1073741824 : 32'hFFFFFFFFF]
157
158
159
159
150
150
151
152
153
154
155
155
156
157
157
158
159
160
160
161
162
163
164
165
165
166
167
168
168
169
170
171
171
172
```

• Functions:

```
function void display();

'uvm_info(get_type_name(), $sformatf("ADDR = %0d, LEN = %0d, SIZE = %0d, Memory Access = %0d",
ADDR, LEN, SIZE, ((ADDR >> 2) + (LEN))), UVM_LOW)

'uvm_info(get_type_name(), $sformatf("Delays - AN:%0d, N:%0d, B:%0d, AR:%0d, R:%0d",

w_valid_delay, w_valid_delay, b_ready_delay, ar_valid_delay, r_ready_delay), UVM_LOW)

endfunction

'uvm_field_int(ADDR, UVM_DEFAULT)

'uvm_field_int(LEN, UVM_DEFAULT)

'uvm_field_int(DELAT, UVM_DEFAULT)

'uvm_field_int(DELAT, UVM_DEFAULT)

'uvm_field_int(OPERATION, UVM_DEFAULT)

'uvm_field_int(w_valid_delay, UVM_DEFAULT)

'uvm_field_int(w_valid_delay, UVM_DEFAULT)

'uvm_field_int(ar_valid_delay, UVM_DEFAULT)

'uvm_field_int(ar_valid_delay, UVM_DEFAULT)

'uvm_field_int(r_ready_delay, UVM_DEFAULT)

'uvm_field_int(r_ready_delay, UVM_DEFAULT)

'uvm_object_utils_end

function new(string name = "axi4_transaction");

super.new(name);

'/axi4_cov = new(this); // Construct the covergroup

'uvm_info("axi4_transaction", "INSIDE_NEW_TRANSACTION_CLASS", UVM_LOW)

endfunction

endclass

'endif
```

Main Sequence:

Debug sequence:

```
| V | Class debug_sequence extends unw_sequence #(axi4_transaction);
| 'unw_object_utils(debug_sequence)
| int transaction_count = 0;
| int transaction_count = 0;
| common_cfg m_cfg;
| // Known failing scenarios based on your log pattern
| typeder struct {
| bit [1:sig] addr;
| bit [7:8] sizes
| bit [1:n] persation;
| string description; |
| debug_scenario_t; |
| debug_scenario_t failing_scenarios[] = {
| // Scenario_t bit [7:n] sizes |
| // Scenario_t; |
| debug_scenario_t failing_scenarios[] = {
| // Scenario_t bit [7:n] sizes |
| // Scenario_t bit [7:n] sizes |
| // Scenario_t bit commonly cause failures
| '(addr: 16'h0FFG, Len: 8'd3, size: 3'd2, operation: 2'd3, description: "Read near AKB boundary"),
| '(addr: 16'h0FFG, Len: 8'd4, sizes 3'd2, operation: 2'd3, description: "Minimum read length"),
| '(addr: 16'h0FFG, Len: 8'd55, sizes 3'd2, operation: 2'd3, description: "Minimum read length"),
| '(addr: 16'h0FFG, Len: 8'd55, sizes 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd55, sizes 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd57, sizes 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd57, sizes 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd57, sizes 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd177, size: 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd177, size: 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd177, size: 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd177, size: 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd177, size: 3'd2, operation: 2'd3, description: "Max address with long burst"),
| '(addr: 16'h0FFG, Len: 8'd177, size: 3'd2, operation: 2'd3, descripti
```

```
repeat(S0) begin // Rum each scenario 50 times
transaction_count+;
req = axid_fransaction:type_id::create("req");
req =
```

```
class axid_test extends uvm_test;

axid_env env;
axid_sequence seq;
debug_sequence debug;
common_cfg m_cfg;

vum_component_utils(axid_test)

function new(string name - "axid_test", uvm_component parent - null);
begin
super.new(name,parent);
end
end
endfunction

function void build_phase(uvm_phase phase);
super.build_phase(phase);
env = axid_sequence::type_id::create("env", this);
debug = debug_sequence::type_id::create("debug", this);
m_cfg = common_cfg::type_id::create("debug", this);
m_cfg = common_cfg::type_id::create("debug", this);
m_cfg = common_cfg::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = common_cfg::type_id::create("debug", this);
m_crg = common_cfg::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = common_cfg::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = common_cfg::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug", this);
m_crg = debug_sequence::type_id::create("debug_sequence::type_id::create("debug_sequence::type_id::create("debug_sequence::type_id::create("debug_sequence::type_id::create("debug_sequence::type_id::create("debug_sequence::type_id::crea
```

AXI4_Driver:

```
task reset_signals();

axi4_vif.ARRESTn = 1'b0;

axi4_vif.AMALID = 0;

axi4_vif.AMALID = 0;

axi4_vif.MALID = 0;

axi4_vif.MALST = 0;

axi4_vif.BREADY = 0;

axi4_vif.RREADY = 0;

axi4_vif.ARALID = 0;

axi4_vif.AMADDR = 0;

axi4_vif.AMADDR = 0;

axi4_vif.ARSIZE = 0;

// Hold reset for multiple clock cycles

repeat(3) @(posedge axi4_vif.ACLK);

axi4_vif.ARSIZE = 0;

// Wait for reset deassertion to settle

repeat(2) @(posedge axi4_vif.ACLK);

endtask

extern task drive(axi4_transaction req);

endclass

extern task drive(axi4_transaction req);

if (req.OPERATION == 2'd2)

begin

// Apply delay before starting read address phase

repeat (req.ar_valid_delay) @(negedge axi4_vif.ACLK);

// Set up read address channel

axi4_vif.ARRDEN = req.ADDR;

axi4_vif.ARRDEN = req.ADDR;

axi4_vif.ARRDEN = req.LEN;

axi4_vif.ARNALID = 1'b1;

// Wait for address acceptance

repeat (20) @(negedge axi4_vif.ACLK)

if (axi4_vif.ARNALID = 0;

// wait for address acceptance

repeat (20) @(negedge axi4_vif.ACLK)

if (axi4_vif.ARNALID = 0;

// uvm_info(get_type_name(), "Read address phase completed", UVM_MEDIUM)
```

```
end else
if (req.OPERATION == 2'di)
begin

// data randomiz
for (int i = 0; i <= req.LEN; i++)
begin
assert(req.randomize(DATA))
else 'um_fatal(get_type_name(), $sformatf("Data randomization failed for beat %0d", i))

req.all_data.push_back(req.DATA);
end

// Apply delay before starting write address phase
repeat (req.am_valid_delay) @(negedge axi4_vif.ACLK);
// Start write address transaction

axi4_vif.AWADOR = req.ADDR;
axi4_vif.AWADOR = req.ADDR;
axi4_vif.AWADID = 1'b1;

// Wait for address acceptance
repeat (2a) @(negedge axi4_vif.ACLK)
if (axi4_vif.AWALID = 1'b0;

// 'um_info(get_type_name(), "Write address phase completed", UVM_MEDIUM)

//req.display();

if (((req.ADDR >> req.SIZE) + (req.LEN + 1)) > 1024)
begin
assert(req.randomize(m_valid_delay))
else $fatal("m_valid_delay) @(negedge axi4_vif.ACLK);

axi4_vif.MAVAID = 1'b1;

repeat (req.w_valid_delay) @(negedge axi4_vif.ACLK);

axi4_vif.MAVAID = 1'b1;

// Wait for write data acceptance
repeat (2a) @(negedge axi4_vif.ACLK);

axi4_vif.MDATA = req.all_data[0];
axi4_vif.MDATA = req.all_data
```

```
end else
begin

// Apply delay before starting write data phase
repeat (req.w_valid_delay) @(negedge axi4_vif.ACLK);

// Send burst data with proper handshaking
for (int i = 0; i <= req.LEN; i++)
begin

axi4_vif.WDATA = req.all_data[i];
axi4_vif.WLAST = (i == req.LEN);

// Wait for write data acceptance
repeat (20) @(negedge axi4_vif.ACLK)
if (axi4_vif.WREADY) break;

// Generate random delay for each write data beat
if (i < req.LEN)
begin

assert(req.randomize(w_valid_delay))
else &fatal("w_valid_delay) axi4_vif.ACLK);
end;

repeat (req.walid_delay) @(negedge axi4_vif.ACLK);
end;
end

// Our info(get_type_name(), "Write data phase completed", UVM_MEDIUM)
end
end
//req.display();
end
// Store current transaction in config for monitor access
m_cfg.current_tr = req;
-> m_cfg.stimulus_sent_e;
endtask

`endif

`endif

`endif
```

AXI4 Monitor:

```
class axia_monitor extends use_monitor;

'uvm_component_utils(axia_monitor)

static int monitor_transaction_count = 0;

virtual axid_if axid_vif;

common_cfg m_cfg;

uvm_analysis_port = (axid_transaction) ap;

function new (string name = "axid_monitor", uvm_component parent = null);

super_now(name,parent);

ap = new('ag", 'this);

'uvm_info('axid_monitor", "INSIDE NEW MONITOR CLASS", UVM_LOW)

endrunction

function void build_phase(uvm_phase phase);

super_build_phase(phase);

"uvm_info('axid_monitor", "INSIDE NEW MONITOR CLASS", UVM_LOW)

if(luvm_config_dbm(virtual axid_if)::get(this, "*", "axid_intf", axid_vif))

"uvm_info('axid_monitor, "falled to get axid_vifface')

else

sdisplay("configuration DB dond");

if(luvm_config_dbm(common_cfg)::get(this, "*", "m_cfg", m_cfg))

"uvm_fatal(get_full_name(), "falled to get common_cfg from config_DB")

else

sdisplay("common_cfg retrieved successfully in monitor");

task run_phase(uvm_phase phase);

axid_transaction tr;

// "uvm_info(get_type_name(), "ENTERED RUN PHASE", UVM_LOW)

forever

begin

// Nolit for trulus to be sent

wait(m_cfg.stimulus_sent_e.triggered);

// "monitor_transaction_count+;

"uvm_info(get_type_name(), sformatf("Monitor processing transaction %ed", monitor_transaction_count), UVM_LOW)*/

// det transaction information from driver via config

tr = m_cfg.current_tr;

tr.actual_queue.delete();

tr.actual_queue.delete();

tr.actual_queue.delete();

tr.actual_queue.delete();
```

```
if (tr.OPERATION == 2'd2)
begin

// Start with RREADY high, then apply delay by temporarily deasserting
axi4_vif.RREADY = 1'b1;

axi4_vif.RREADY = 1'b1;

for (int i = 0; i <= tr.LEN; i++)
begin
    tr.actual_response = 2'b00;

// Generate random delay for each read beat
    assert(tr.randomize(r_ready_delay))
    else $fatal("r_ready_delay randomization failed");

// Apply r_ready_delay for each read beat
    if (tr.r_ready_delay > 0)
begin
    axi4_vif.RREADY = 1'b0;
    repeat (tr.r_ready_delay) @(negedge axi4_vif.ACLK);
    axi4_vif.RREADY = 1'b1;
end

if (i == tr.LEN && !axi4_vif.RLAST)
begin
    'uvm_error(get_type_name(), "RLAST not asserted on final beat")
end

// Wait for valid read data
    repeat (20) @(negedge axi4_vif.ACLK)
    if (axi4_vif.RVALID) break;

tr.actual_queue.push_back(axi4_vif.RDATA);
tr.actual_response = axi4_vif.RRESP;

end
axi4_vif.RREADY = 1'b0;
// uvm_info(get_type_name(), "Read operation completed", UVM_MEDIUM)
```

```
end else
if (tr.OPERATION == 2'd1)
begin
    // Generate random delay for each read beat
    assert(tr.randomize(b_ready_delay))
    else $fatal("b_ready_delay randomization failed");

    tr.actual_response = axi4_vif.BRESP;
    axi4_vif.WALID = 1'b0;
    axi4_vif.WLAST = 0;

    // Apply delay before accepting write response
    repeat (tr.b_ready_delay) @(negedge axi4_vif.ACLK);
    axi4_vif.BREADY = 1'b1;

    // Wait for write response
    repeat (20) @(negedge axi4_vif.ACLK)
    if (axi4_vif.BVALID) break;

    axi4_vif.BREADY = 0;
    // 'uvm_info(get_type_name(), "Write operation completed", UVM_MEDIUM)
end

// Send transaction to scoreboard and coverage via analysis port
ap.write(tr);
    -> m_cfg.monitor_sent_e;
end
endclass
`endif
```

AXI4 Sequencer:

AXI4 Agent:

```
class axid_agent extends unm_agent;

axid_sequencer sqr;
axid_driver drv;

uvm_component_utils(axid_agent)

function new(string name = "axid_agent", uvm_component parent = null);
uvm_component_utils(axid_agent)

uvm_info("axid_agent", "INSIDE NEW AGENT CLASS", UVM_LOW)
endfunction

function void build_phase(uvm_phase phase);
uvm_info(get_type_nome(), "axid_agent build_phase", UVM_LOW)

if(|uvm_config_db #(uvm_active_passive_enum)::get(null, "uvm_test_top.env.agt", "is_active", is_active))

uvm_fatal(get_type_nome(), "failed to get_agent enum value...")

selese satisplay("configuration DB done");

'uvm_info(get_type_nome(), %sformatf("AGENT TYPE IS %p", is_active), UVM_LOW)

mon = axid_monitor::type_id::create("mon", this);

if (is_active == UVM_ACTIVE)
begin

sqr = axid_sequencer::type_id::create("sqr", this);
end
endfunction

function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
if (is_active == UVM_ACTIVE)
begin

drv = axid_driver::type_id::create("drv", this);
end
endfunction

endfunction

endclass

'endif

'endif
```

```
class axi4_coverage extends uvm_component;
     `uvm_component_utils(axi4_coverage)
     uvm_analysis_export #(axi4_transaction) analysis_export;
     uvm_tlm_analysis_fifo #(axi4_transaction) fifo;
    axi4 transaction tr;
          // LEN coverage with corner bins coverpoint tr.LEN {
            bins corner0 = {8'd0};
bins corner1 = {8'd1};
bins corner2 = {8'd127};
            bins corner3
                              = {8'd254};
= {8'd255};
            bins corner4
            bins corner5
            bins auto_bins[] = {[8'd0:8'd255]};
          // ADDR coverage with corner bins
         coverpoint tr.ADDR {
  bins corner0 = {16'd0};
            bins corner1
                                = {16'd2048};
= {16'd4092};
            bins corner2
            bins corner3
                                = {16'b1111_1111_1100};
            bins corner4
                               = { [16'd0
= { [16'd256
= { [16'd1024
= { [16'd4096
            bins range_0
                                                       : 16'd255]
            bins range_1
                                                         16'd1023]
                                                      : 16'd4095]
: 16'd16383]
            bins range_2
            bins range_3
                               = { [16'd16384
= { [16'd32768
= { [16'd49152
                                                      : 16'd32767]
: 16'd49151]
            bins range_4
            bins range_5
                                                         16'd49151]
            bins range_6
                                                       : 16'd65535]
          coverpoint tr.SIZE {
  bins fixed_size = {2};
            illegal_bins others = default;
```

```
coverpoint tr.DATA {
   bins corner0
           bins corner1
           bins corner3
           bins corner4
           bins range_0
          bins range_1
bins range_2
           bins range_3
           bins range_4
          bins range_5
bins range_6
           bins range_7
           bins range_8
          bins range_9
bins range_10
bins range_11
           bins range_12
      // Memory access bounds coverage
coverpoint ((tr.ADDR >> 2) + (tr.LEN + 1)) {
  bins valid_access = {[0:1024]}; // Fits within memory
  bins invalid_access = {[1025:$]}; // Exceeds memory
     // Delay coverage
coverpoint tr.aw_valid_delay { bins all_values[] = {[0:7]}; }
coverpoint tr.w_valid_delay { bins all_values[] = {[0:7]}; }
coverpoint tr.b_ready_delay { bins all_values[] = {[0:7]}; }
coverpoint tr.ar_valid_delay { bins all_values[] = {[0:7]}; }
coverpoint tr.r_ready_delay { bins all_values[] = {[0:7]}; }
      cross tr.LEN, tr.ADDR;
cross tr.DATA, tr.LEN;
cross tr.DATA, tr.ADDR;
       cross tr.aw_valid_delay, tr.w_valid_delay;
       cross tr.ar_valid_delay, tr.r_ready_delay;
endgroup
```

AXI4 Scoreboard:

Golden model

• Check:

```
// Check results
if (tr.OPERATION == 2'd1)
begin
// Check results
if (tr.OPERATION == 2'd2)
begin
// Check results
// Check response, tr.actual response; Xbm, results
// Check response, tr.actual response; Xbm, results
// Check response, tr.actual response; Xbm, results
// Check response, tr.actual response; Xbm, results
// Check results
// Che
```

AXI4 ENV:

```
common_cfg m_cfg;

axi4_agent agt;
axi4_agent agt;
axi4_aseneboard scb;

'uvm_component_utils(axi4_env)

function new(string name = "axi4_env", uvm_component parent = null);
super_new(name, parent);
'uvm_info(get_type_name(), "axi4_env', this);
cov = axi4_ougent::type_id::create("agt", this);
cov = axi4_ougent::type_id::create("cov", this);
scb = axi4_scoreboard::type_id::create("cov", this);
cov = axi4_ougent::type_id::create("cov", this);
scb = axi4_scoreboard::type_id::create("cov", this);
scb = axi4_
```

COMMAN_CFG:

```
ifindef COMMON_CFG_SVH
define COMMON_CFG_SVH

include "uvm_macros.svh"
import uvm_pkg::*;

include "axi4_transaction.sv"

class common_cfg extends uvm_object;

vum_object_utils(common_cfg)

event stimulus_sent_e;
event monitor_sent_e;

axi4_transaction current_tr;

function new(string name = "common_cfg");

super.new(name);

vum_info("common_cfg", "INSIDE NEW COMMON_CFG CLASS", UVM_LOW)
endfunction
endclass
endclass
iendif
```

```
module axi4_assert (axi4_if axi4_vif);

// All outputs should be properly initialized after reset
property reset_awready;

@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.AWREADY --- 1'b1;
endproperty

A RESET_AWREADY: assert property (reset_awready)
else 'uvm_error('AXI_ASSERT', "AWREADY not initialized to 1 after reset");

C_RESET_AWREADY: assert property (reset_awready);

property reset_wready;

@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.WREADY --- 1'b0;
endproperty
alse 'uvm_error('AXI_ASSERT', "READY not initialized to 0 after reset");

C_RESET_AWREADY: cover property (reset_wready)

alse 'uvm_error('AXI_ASSERT', "READY not initialized to 0 after reset");

@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.BVALID --- 1'b0;
endproperty

A RESET_BVALID: assert property (reset_bvalid)

@ clse 'uvm_error('AXI_ASSERT', "BVALID not initialized to 0 after reset");

C_RESET_BVALID: cover property (reset_bvalid);

property reset_arready;

@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.ARREADY --- 1'b1;
endproperty

A RESET_ARREADY: assert property (reset_arready)

else 'uvm_error('AXI_ASSERT', "BVALID in a initialized to 1 after reset");

C_RESET_BVALID: assert property (reset_arready);

property reset_rvalid;

@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.RVALID --- 1'b0;
endproperty

A RESET_ARREADY: assert property (reset_arready);

property reset_rvalid;

@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.RVALID --- 1'b0;
endproperty

A RESET_RVALID: assert property (reset_rvalid)

else 'uvm_error('AXI_ASSERT', "RVALID not initialized to 0 after reset");

C_RESET_RVALID: assert property (reset_rvalid);

property reset_rlast;
@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.RLST --- 1'b0;
endproperty

A RESET_RVALID: assert property (reset_rvalid);

property awready_deassert;

@ (possedge axi4_vif.ACLK) laxi4_vif.ARESETn |-> axi4_vif.RAESETn)

else 'uvm_error('AXI_ASSERT', "RVALID not initialized to 0 after reset'');

C_RESET_RLAST: assert pr
```

```
// BVALID should be asserted after write data completion property bvalid_after_wlast;
                        @(posedge axi4_vif.ACLK) disable iff (|axi4_vif.ARESETn)
(axi4_vif.WVALID && axi4_vif.WREADY && axi4_vif.WLAST) |=> axi4_vif.BVALID;
                   endproperty
A_BVALID_AFTER_WLAST: assert property (bvalid_after_wlast)
                   else 'uvm error("AXI_ASSERT", "BVALID should be asserted after WLAST handshake");
C_BVALID_AFTER_WLAST: cover property (bvalid_after_wlast);
                   property bvalid_stable;
@(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
axi4_vif.BVALID && !axi4_vif.BREADY |=> axi4_vif.BVALID;
                  endproperty

A_BVALID_STABLE: assert property (bvalid_stable)
else `uvm_error("AXI_ASSERT", "BVALID must remain stable until handshake");

C_BVALID_STABLE: cover property (bvalid_stable);
                    // BRESP should remain stable when BVALID is high
                   property bresp stable;
  @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
  axi4_vif.BVALID && !axi4_vif.BREADY |=> $stable(axi4_vif.BRESP);
                 endproperty

A_BRESP_STABLE: assert property (bresp_stable)

else `uvm_error("AXI_ASSERT", "BRESP must remain stable when BVALID is high");

C_BRESP_STABLE: cover property (bresp_stable);
                    // BVALID should deassert after handshake
143 ▼ property bvalid_deassert;
144 @(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
145 (axi4_vif.BVALID & axi4_vif.BREADY) |=> !axi4_vif.BVALID;
                   endproperty

A_BVALID_DEASSERT: assert property (bvalid_deassert)
else 'uvm_error("AXI_ASSERT", "BVALID should deassert after response handshake");

C_BVALID_DEASSERT: cover property (bvalid_deassert);
                   // ARREADY should go low after accepting address
property arready_deassert;
@(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
   (axi4_vif.ARVALID && axi4_vif.ARREADY) |=> !axi4_vif.ARREADY;
                   endproperty
A_ARREADY_DEASSERT: assert property (arready_deassert)
else 'uvm_error("AXI_ASSERT", "ARREADY should deassert after address handshake");
C_ARREADY_DEASSERT: cover property (arready_deassert);
                    property araddr_stable;

@(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)

axi4_vif.ARVALID && !axi4_vif.ARREADY |=> $stable(axi4_vif.ARADDR);
                   ant_val.marked and anti-stable and property and anti-stable assert property (araddr_stable)
else `uvm_error("AXI_ASSERT", "ARADDR must remain stable when ARVALID is high");
C_ARADDR_STABLE: cover property (araddr_stable);
                    roperty arien_stable;
@(posedge axī4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
axi4_vif.ARVALID && !axi4_vif.ARREADY |=> $stable(axi4_vif.ARLEN);
               endproperty
A_ARLEN_STABLE: assert property (arlen_stable)
else 'uvm_error("AXI_ASSERT", "ARLEN must remain stable when ARVALID is high");
C_ARLEN_STABLE: cover property (arlen_stable);
                   roperty arsize_stable;
@(posedge axi4_vif.ACLK) disable iff (!axi4_vif.ARESETn)
axi4_vif.ARVALID && !axi4_vif.ARREADY |=> $stable(axi4_vif.ARSIZE);
              endproperty
A_ARSIZE_STABLE: assert property (arsize_stable)
else 'uwm_error("AXI_ASSERT", "ARSIZE must remain stable when ARVALID is high");
C_ARSIZE_STABLE: cover property (arsize_stable);
              // RVALID should be asserted after read address property rvalid after araddr; @(posedge axid_vif.ACLK) disable iff (!axid_vif.ARESEIn) (axid_vif.ARVALID && axid_vif.ARREADY) |-> ##[1:3] axid_vif.RVALID;
              endproperty
A_RVALID_AFTER_ARADDR: assert property (rvalid_after_araddr)
else 'uvm_error('AXI_ASSERI", "RVALID should be asserted within 3 cycles after read address");
C_RVALID_AFTER_ARADDR: cover property (rvalid_after_araddr);
               // RVALID should remain stable until RREADY property rvalid stable; @(posedge axi4_vif.ARESETn) axi4_vif.RVALID && laxi4_vif.RREADY |=> axi4_vif.RVALID;
             endproperty

A_RVALID_STABLE: assert property (rvalid_stable)
else `uvm_error("AXI_ASSERT", "RVALID must remain stable until handshake");

C_RVALID_STABLE: cover property (rvalid_stable);
              // RRESP should remain stable when RVALID is high
property rresp, stable;
@(posedge axi4_vif.ACLK) disable iff (laxi4_vif.ARESEIn)
axi4_vif.RVALID && laxi4_vif.RREADY |=> $stable(axi4_vif.RRESP);
             endproperty

A_RRESP_STABLE: assert property (rresp_stable)
else uvm_error("AXI_ASSERT", "RRESP must remain stable when RVALID is high");
C_RRESP_STABLE: cover property (rresp_stable);
               // RLAST should remain stable when RVALID is high
property rlast stable;
@(posedge axi4_vif.ACLK) disable iff (laxi4_vif.ARESETn)
axi4_vif.RVALID && laxi4_vif.RREADV |=> $stable(axi4_vif.RLAST);
               endproperty
A_RLAST_STABLE: assert property (rlast_stable)
else "uvm_error("AXI_ASSERI", "RLAST must remain stable when RVALID is high");
C_RLAST_STABLE: cover property (rlast_stable);
```

```
// RRESP should be OKAY (00) or SLVERR (10)

property rresp, valid, values;

(glossedge said, vif.ACLK) disable iff (laxid, vif.ARESETn)

axid, vif.RWALID |>> (axid_vif.RESP = 2'b00 || axid_vif.RESP = 2'b10 || axid_vif.RESP |

axid_vif.RWALID |>> (axid_vif.RESP = 2'b00 || axid_vif.RESP values);

endorpoperty

A_RRESP_VALUES; accore property (reresp_valid_values);

e_RRESP_VALUES; accore property (reresp_values);

e_RRESP_VALUES; accore property (read_palue);


e
```

System Results:

• Transcript:

```
UVM_INFO axi4_sequence.sv(63) @ 2614447530000: reporter@@axi4_sequence [axi4_sequence] Sequence completed - Generated 500000 transactions UVM_INFO axi4_test.sv(53) @ 2614447530000: reporter@@axi4_test_AXI4_test_sequence] Sequence completed - Generated 500000 transactions UVM_INFO axi4_test.sv(53) @ 2614447530000: reporter@@debug_sequence] Starting debug_sequence with targeted scenarios UVM_INFO debug_sequence.sv(51) @ 2614447530000: reporter@@debug_sequence] Sequence_Insting scenario 0: Read near 4KB boundary UVM_INFO axi4_transaction.sv(204) @ 2614447530000: reporter@@axi4_transaction [axi4_transaction] INSIDE NEW TRANSACTION CLASS UVM_INFO axi4_transaction.sv(204) @ 2614448110000: uvm_test_top.env.scb [axi4_scoreboard] Test_500001 - Read Operation UVM_INFO axi4_transaction.sv(177) @ 2614448110000: uvm_test_top.env.scb [axi4_transaction] ADDR = 4080, LEN = 3, SIZE = 2, Memory Access = 1023 UVM_INFO axi4_transaction.sv(180) @ 2614448110000: uvm_test_top.env.scb [get_type_name()] Test_500001 - BSSED UVM_INFO axi4_scoreboard.sv(173) @ 2614448110000: uvm_test_top.env.scb [get_type_name()] Read Operation passed UVM_INFO axi4_scoreboard.sv(175) @ 2614448110000: uvm_test_top.env.scb [get_type_name()] Expected response: 00, Actual response: 00
UVM_INFO debug_sequence.sv(104) % 2615815150000: reporter@@debug_sequence [debug_sequence] Completed scenario 9: Large read in middle range
UVM_INFO debug_sequence.sv(109) % 2615815150000: reporter@@debug_sequence [debug_sequence] Debug sequence completed - Generated 500 targeted transactions
UVM_INFO axi4_scort/uvm-lid/ssc/base/uvm_objection.svi(1267) % 2615815150000: reporter_[ESI_DOME] 'run' phase is ready to proceed to the 'extract' phase
=== Final Results ===
UVM_INFO axi4_scoreboard.sv(206) % 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Total tests: 500500
UVM_INFO axi4_scoreboard.sv(207) % 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Passed: 500500
UVM_INFO axi4_scoreboard.sv(208) % 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Passed: 500500
UVM_INFO axi4_scoreboard.sv(208) % 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Failed: 0
UVM_INFO axi4_scoreboard.sv(218) % 2615815150000: uvm_test_top.env.scb [axi4_scoreboard] Failed: 0
                                                     # --- UVM Report Summary ---
                                                             ** Report counts by severity
                                                    # UVM_INFO :3503558
# UVM_WARNING : (
# UVM_ERROR : 0
# UVM_FATAL : 0
                                                                ** Report counts by id
                                                                [Questa UVM]
                                                                [RNTST] 1
[TEST_DONE]
[UVMTOP] 1
                                                                 [axi4_agent]
                                                                 [axi4_coverage]
                                                                 [axi4_drive]
                                                                 [axi4_driver]
                                                                 [axi4 env]
                                                                 [axi4_monitor]
                                                                  [axi4_scoreboard] 500506
                                                                 [axi4 sequence]
                                                                 [axi4_sequencer]
                                                                  [axi4_test]
                                                                 [axi4_transaction] 1501500
                                                                  [common_cfg]
                                                                 [debug_sequence]
                                                               [get_type_name()] 1501500
[my_axi4_agent] 1
                                                                          Note: $finish : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
Time: 2615815150 ns Iteration: 61 Instance: /top
                                                                 ** Note: $finish
```

• Wave:



Assertions:

/top/check/C_RESET_AWREADY	SVA	1	Off	3	1 Unli	1	100%		0	80	5000 ps	3
/top/check/C_RESET_WREADY	SVA	1	Off	3	1 Unli	1	100%		0	80	5000 ps	3
↓ /top/check/C_RESET_BVALID	SVA	1	Off	3	1 Unli	1	100%		0	80	5000 ps	3
/top/check/C_RESET_ARREADY	SVA	1	Off	3	1 Unli	1	100%	—	0	80	5000 ps	3
/top/check/C_RESET_RVALID	SVA	1	Off	3	1 Unli	1	100%		0	80	5000 ps	3
/top/check/C_RESET_RLAST	SVA	1	Off	3	1 Unli	1	100%		0	80	5000 ps	3
/top/check/C_AWREADY_DEASSERT	SVA	1	Off	402	1 Unli	1	100%	✓	0	80	14165000 ps	402
/top/check/C_AWADDR_STABLE	SVA	1	Off	7638	1 Unli	1	100%		0	160	14185000 ps	7638
/top/check/C_AWLEN_STABLE	SVA	1	Off	7638	1 Unli	1	100%	✓	0	160	14185000 ps	7638
/top/check/C_AWSIZE_STABLE	SVA	1	Off	7638	1 Unli	1	100%		0	160	14185000 ps	7638
/top/check/C_WDATA_STABLE	SVA	1	Off	7638	1 Unli	1	100%	—	0	160	14435000 ps	7638
/top/check/C_WLAST_LAST_BEAT	SVA	1	Off	402	1 Unli	1	100%	/	0	80	14415000 ps	402
/top/check/C_WRITE_ORDER_DATA_RES	SVA	1	Off	402	1 Unli	1	100%		0	80	14425000 ps	402
/top/check/C_BVALID_AFTER_WLAST	SVA	1	Off	402	1 Unli	1	100%		0	80	14415000 ps	402
/top/check/C_BVALID_STABLE	SVA	1	Off	9013	1 Unli	1	100%		0	160	14435000 ps	9013
/top/check/C_BRESP_STABLE	SVA	1	Off	9013	1 Unli	1	100%		0	160	14435000 ps	9013
/top/check/C_BVALID_DEASSERT	SVA	1	Off	402	1 Unli	1	100%		0	80	14685000 ps	402
/top/check/C_ARREADY_DEASSERT	SVA	1	Off	598	1 Unli	1	100%	/	0	80	75000 ps	598
/top/check/C_ARADDR_STABLE	SVA	1	Off	11362	1 Unli	1	100%	✓	0	160	95000 ps	11362
/top/check/C_ARLEN_STABLE	SVA	1	Off	11362	1 Unli	1	100%		0	160	95000 ps	11362
/top/check/C_ARSIZE_STABLE	SVA	1	Off	11362	1 Unli	1	100%		0	160	95000 ps	11362
/top/check/C_RVALID_AFTER_ARADDR	SVA	1	Off	598	1 Unli	1	100%		0	80	75000 ps	598
/top/check/C_RVALID_STABLE	SVA	1	Off	89654	1 Unli	1	100%		0	160	115000 ps	189654
/top/check/C_RRESP_STABLE	SVA	1	Off	89654	1 Unli	1	100%		0	160	115000 ps	189654
/top/check/C_RLAST_STABLE	SVA	1	Off	89654	1 Unli	1	100%	1	0	160	115000 ps	189654
/top/check/C_BRESP_VALID_VALUES	SVA	1	Off	9415	1 Unli	1	100%		0	80	14425000 ps	9415
/top/check/C_RRESP_VALID_VALUES	SVA	1	Off	40782	1 Unli	1	100%	✓	0	80	105000 ps	240782
/top/check/C_WRITE_BOUNDARY_ERROR	SVA	1	Off	603	1 Unli	1	100%		0	80	21425000 ps	603
/top/check/C_WRITE_RANGE_ERROR	SVA	1	Off	4830	1 Unli	1	100%		0	80	14425000 ps	4830
/top/check/C_READ_BOUNDARY_ERROR	SVA	1	Off	85058	1 Unli	1	100%		0	80	31155000 ps	85058
/top/check/C_READ_RANGE_ERROR	SVA	1	Off	19081	1 Unli	1	100%	/	0	80	12045000 ps	119081

Function coverage

```
_____ /axi4_pkg/axi4_coverage
                                                                      100.00%
   TYPE axi4_cov
                                                                      100.00%
                                                                                                                           auto(1)
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#coverpoint_0#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#coverpoint__1#}
                                                                      100.00%
                                                                                     100.00...
                                                                                 100
     CVP axi4_cov::{#coverpoint_2#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#coverpoint__3#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#coverpoint_4#}
                                                                                     100.00...
                                                                      100.00%
                                                                                 100
     CVP axi4_cov::{#coverpoint_5#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     E- CVP axi4_cov::{#coverpoint__6#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     L- CVP axi4_cov::{#coverpoint_7#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     E- CVP axi4_cov::{#coverpoint_8#}
                                                                      100.00%
                                                                                 100 100.00...
     T- CVP axi4_cov::{#coverpoint_9#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#tr.ar_valid_delay__10#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#tr.r_ready_delay__11#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     EVP axi4_cov::{#tr.aw_valid_delay__12#}
                                                                      100.00%
                                                                                 100 100.00...
     CVP axi4_cov::{#tr.w_valid_delay__13#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     +- CVP axi4_cov::{#tr.DATA__14#}
                                                                      100.00%
                                                                                 100 100.00...

<u>+</u> ■ CVP axi4_cov::{#tr.ADDR__15#}

                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#tr.DATA__16#}
                                                                      100.00%
                                                                                 100 100.00...

★- CVP axi4_cov::{#tr.LEN__17#}

                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     CVP axi4_cov::{#tr.LEN__18#}

CVP axi4_cov::{#tr.ADDR__19#}
                                                                      100.00%
                                                                                 100 100.00...
                                                                      100.00%
                                                                                 100
                                                                                      100.00...
     100.00%
                                                                                 100 100.00...
     CROSS axi4_cov::{#cross__1#}
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     +- CROSS axi4_cov::{#cross_2#}
                                                                      100.00%
                                                                                 100 100.00...
                                                                      100.00%
                                                                                 100
                                                                                     100.00...
     100.00%
                                                                                 100 100.00...
```

Code coverage:

```
FSM Coverage:
   Enabled Coverage
                             Bins
                                             Misses Coverage
                                                    100.00%
   FSM States
                                                 0
   FSM Transitions
                               10
                                                     70.00%
FSM Coverage for instance /top/dut --
FSM ID: write state
   Current State Object : write state
   State Value MapInfo:
Line
           State Name
                                 Value
104
               W_IDLE
                                     0
               W ADDR
125
               W DATA
147
               W_RESP
   Covered States:
                State
                              Hit_count
               W_IDLE
                                 21003
               W ADDR
                                 21000
               W DATA
                                 21000
               W_RESP
                                 21000
   Covered Transitions :
Line
              Trans ID
                              Hit_count
                                               Transition
                                               W IDLE -> W ADDR
116
                   a
                                 21000
```

Comment: Fsm Transitions has 70% coverage as it doesn't handle moving from data to addr or from resp to data or addr.

Statement Co Enabled (Coverage	Bins		Misses	Coverage
Statemen	 ts	83	83	0	100.00%
		====Statement	Details=		=======
Statement Co	verage for insta	ance /top/dut -			
Line	Item		Count	Source	
File axi4.	 S V				
24	1		3		
25	1				
28	1		20457		
29	1		20457		
32	1	1	905673		
33	1	1	905673		
62	1	21	422144		
65	1		2		
66	1		2		
67	1		2		
68	1		2		
70	1		2		
71	1		2		

```
=== Instance: /top/dut
=== Design Unit: work.axi4
Branch Coverage:
 anch Coverage:
Enabled Coverage Bins Hits Misses Coverage
                               ---- -----
35 0
                                        0 100.00%
  Branches
Branch Coverage for instance /top/dut
                               Count Source
 File axi4.sv
               -----IF Branch-----
                  21422144 Count coming in to IF
2
                            21422142
Branch totals: 2 hits of 2 branches = 100.00%
              -----Branch---
                            21422142
                                     Count coming in to CASE
                             11875720
                              21000
   125
                              8959065
Branch totals: 5 hits of 5 branches = 100.00%
               ----IF Branch----
                             11875720
                                       Count coming in to IF
                               21000
                             11854720
                                       All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

Comment: Toggle 90% coverage as resp is always 0 or 2, so the first bit doesn't toggle, and size is always 2, so it doesn't toggle, and the first 2 bits of addr are always 0 also.

```
Condition Coverage:
  Enabled Coverage
-----
Conditions
                      Bins Covered Misses Coverage
                                        5 78.26%
Condition Coverage for instance /top/dut --
 File axi4.sv
-----Focused Condition View-----
Line 109 Item 1 (inter.AWVALID && inter.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
   Input Term Covered Reason for no coverage Hint
 inter.AWVALID Y
inter.AWREADY N '_0' not hit Hit '_0'
   Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 inter.AWVALID_0 -
Row 2: 1 inter.AWVALID_1 inter.AWREADY
Row 3: ***0*** inter.AWREADY_0 inter.AWVALID
Row 4: 1 inter.AWREADY_1 inter.AWVALID
     -----Focused Condition View-----
Line 126 Item 1 (inter.WVALID && inter.WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
   Input Term Covered Reason for no coverage Hint
 Non-masking condition(s)
   Rows: Hits FEC Target
```

```
------Focusea Conaltion View-------
Line 109 Item 1 (inter.AWVALID && inter.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
     Input Term Covered Reason for no coverage Hint
  inter.AWVALID Y
inter.AWREADY N '_0' not hit Hit '_0'
     Rows: Hits FEC Target Non-masking condition(s)

        Row
        1:
        1 inter.AWVALID_0
        -

        Row
        2:
        1 inter.AWVALID_1
        inter.AWREADY

        Row
        3:
        ***0*** inter.AWREADY_0
        inter.AWVALID

        Row
        4:
        1 inter.AWREADY_1
        inter.AWVALID

 ------Focused Condition View------
Line 126 Item 1 (inter.WVALID && inter.WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
    Input Term Covered Reason for no coverage Hint
  inter.WVALID Y
inter.WREADY N '_0' not hit Hit '_0'
 Rows: Hits FEC Target Non-masking condition(s)

        Row
        1:
        1 inter.WVALID_0
        -

        Row
        2:
        1 inter.WVALID_1 inter.WREADY
        inter.WREADY

        Row
        3:
        ***0*** inter.WREADY_0 inter.WVALID
        inter.WVALID

 ------Focused Condition View------
Line 127 Item 1 (write addr valid && ~write boundary cross)
Condition totals: 2 of 2 input terms covered = 100.00%
 -----Focused Condition View-----
Line 134 Item 1 (inter.WLAST || (write burst cnt == 0))
Condition totals: 1 of 2 input terms covered = 50.00%
```

Comment: condition coverage has only 78.26% because we sample only input values, not output as AWREADY and WREADY, we don't change the values of these signals, which causes not all conditions to be hit.

Run.do:

• For coverage:

```
if {![file exists work]} {
    vlib work
}

vlog -f files.txt +cover -covercells

vsim work.top -cover

coverage save -onexit cov.ucdb -du work.axi4

do wave.do

run -all

coverage report -details -output cov_report.txt
```

• For Assertions:

```
vlib work
vlog -f files.txt
vsim -assertdebug +acc -voptargs=+acc work.top
run -all
```