AXI4 Verification Project

Abdelrahman Ahmed

I. Memory

1. Interface

```
interface memory_interface (input bit ACLK);

//memory signals

logic ARESETn;
logic mem_en;
logic [9:0] mem_addr;
logic [31:0] mem_wdata;
logic [31:0] mem_rdata;

modport dut (
    input ACLK,
    input ARESETn,
    input mem_en,
    input mem_we,
    input mem_wdata,
    output mem_rdata

modport bt (
    input ACLK,
    input mem_we,
    input mem_we,
    input mem_we,
    input mem_we,
    input mem_wedata,
    output mem_wedata,
    output mem_enddr,
    input mem_wedata,
    input mem_wedata,
    input mem_enddr,
    input mem_enddr,
    input mem_en,
    output mem_en,
    output mem_en,
    output mem_en,
    output mem_en,
    output mem_en,
    output mem_en,
    input mem_wdata,
    input mem_wdata,
    input mem_rdata
);

and

endinterface
```

```
`include "memory_interface.sv'
`include "mem_test.sv"
`include "axi_memory.sv"
module top();
                   mem_en;
                   mem_we;
                mem addr;
  logic [31:0]
logic [31:0]
                 mem_wdata;
                 mem_rdata;
   #5ns ACLK = ~ACLK;
  memory_interface inter (ACLK);
                     dut
                             (inter.dut);
  mem_test
                             (inter.tb);
                    check (inter.dut);
  mem assert
endmodule
```

2. Design bug

```
// Memory write
always @(posedge clk) begin
   if (!rst_n)
       mem_rdata <= 0;
   else if (mem_en) begin
       if (mem_we)
            memory[mem_addr] <= mem_wdata;
   else
       mem_rdata <= (mem_addr % 'hF == 0)? memory[mem_addr-1] & 'hFFF_FFFF : memory[mem_addr];
   end
end</pre>
```

3. Class

```
class memory_class;
                     mem en;
                     mem we;
   rand logic [9:0] mem_addr;
   rand logic [31:0] mem wdata;
   // Constraint for memory enable
   constraint mem en const {
       mem_en dist {0 := 1, 1 := 9};
   constraint mem_we_const {
       if (mem en)
           mem_we dist {0 := 6, 1 := 4}; // 0 = read, 1 = write
           mem_we == 0;
       mem_addr inside {[10'd0 : 10'd1023]};
   constraint addr corner c {
       mem_addr inside {10'd0, 10'd1, 10'd7, 10'd15, 10'd31, 10'd63, 10'd127, 10'd255, 10'd511,
                       10'd1023, 10'b1010101010, 10'b0101010101, 10'b1111111111,10'b11111100000,
                       10'b0000011111};
```

```
constraint data_c1 {
 mem_wdata inside {
   32'd0
                  : 32'd255,
   32'd256
                 : 32'd1023],
   32'd1024
                 : 32'd4095],
   32'd4096
                 : 32'd16383],
   32'd16384
                  : 32'd32767]
 mem wdata inside {
                   : 32'b1],
   32'b0
   32'd32768
                  : 32'd49151],
   32'd49152
                  : 32'd65535,
   32'd65536
                  : 32'd262143],
   32'd262144
                : 32'd1048575
constraint data_c3 {
 mem wdata inside {
   [32'b0
                  : 32'b1],
   [32'd1048576 : 32'd16777215],
   [32'd16777216 : 32'd268435455],
   [32'd268435456 : 32'd1073741823],
   [32'd1073741824 : 32'hFFFFFFF]
   mem_wdata inside {32'd0, 32'd1, 32'd7, 32'd15, 32'd31, 32'd63, 32'd127, 32'd255, 32'd511,
                    32'd1023, 32'hFFFF_FFFF, 32'hAAAA_AAAA, 32'h5555_5555, 32'h1111_0000,
                    32'h0000_1111}; // Fixed: removed invalid constant
```

```
timescale 1ns/1ps
module mem_test (memory_interface.tb inter);
  memory_class stim;
  logic [31:0] golden_mem [0:1023];
  logic [31:0] actual_data;
  logic [31:0] expected_data;
  int cases = 0;
  int pass = 0;
  initial begin
    inter.mem en
                    = 0;
    inter.mem_we
    inter.mem_addr = 0;
    inter.mem_wdata = 0;
    inter.ARESETn = 0;
    cases
    stim = new();
    for (int i = 0; i < 1024; i++)
     golden_mem[i] = 0;
    repeat (2) @(posedge inter.ACLK);
    inter.ARESETn = 1;
    repeat (2) @(posedge inter.ACLK); // Allow reset to complete
```

```
stim.addr_c.constraint_mode(1);
stim.addr_corner_c.constraint_mode(0);
stim.data_c1.constraint_mode(1);
stim.data_c2.constraint_mode(0);
stim.data_c3.constraint_mode(0);
stim.data corner c.constraint mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden_model();
drive();
collect();
check();
stim.addr_c.constraint_mode(1);
stim.addr_corner_c.constraint_mode(0);
stim.data_c1.constraint_mode(0);
stim.data_c2.constraint_mode(1);
stim.data c3.constraint mode(0);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden model();
drive();
stim.addr_c.constraint_mode(1);
stim.addr corner c.constraint mode(0);
stim.data c1.constraint mode(0);
stim.data_c2.constraint_mode(0);
stim.data_c3.constraint_mode(1);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
```

```
stim.addr_c.constraint_mode(0);
stim.addr_corner_c.constraint_mode(1);
stim.data_c1.constraint_mode(1);
stim.data_c2.constraint_mode(0);
stim.data_c3.constraint_mode(0);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden_model();
drive();
collect();
check();
stim.addr_c.constraint_mode(0);
stim.addr_corner_c.constraint_mode(1);
stim.data_c1.constraint_mode(0);
stim.data_c2.constraint_mode(1);
stim.data_c3.constraint_mode(0);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden_model();
drive();
collect();
check();
```

```
stim.addr_c.constraint_mode(0);
stim.addr_corner_c.constraint_mode(1);
stim.data_c1.constraint_mode(0);
stim.data_c2.constraint_mode(0);
stim.data_c3.constraint_mode(1);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden model();
```

```
task drive();

// Drive stimulus to interface
inter.mem_en = stim.mem_en;
inter.mem_we = stim.mem_en;
inter.mem_we = stim.mem_addr;
inter.mem_wdata = stim.mem_wdata;

// Sample coverage for stimulus
stim.Memory_cov.sample();

// Sample coverage for stimulus
stim.Memory_cov.sa
```

```
task check();
          if (stim.mem en && !stim.mem we)
            if (actual_data !== expected_data)
            begin
              $display("FAIL [%0d]: Addr=0x%03x, Expected=0x%08x, Got=0x%08x",
                      cases, stim.mem_addr, expected_data, actual_data);
              fail++;
            end else
            begin
              pass++;
                $display("PASS [%0d]: Addr=0x%03x, Data=0x%08x",
                        cases, stim.mem_addr, actual_data);
          end else if (stim.mem_en && stim.mem_we)
              $display("WRITE [%0d]: Addr=0x%03x, Data=0x%08x",
                      cases, stim.mem_addr, stim.mem_wdata);
          $display("");
234
      endmodule
```

5. Assertions


```
iodule mem_assert (memory_interface.dut inter);
  property Write_prop;
      @(posedge inter.ACLK)
      disable iff (!inter.ARESETn)
      inter.mem_we |-> inter.mem_en; // If mem_we is 1 , mem_en is must be 1
  endproperty
  A1: assert property (Write prop)
    else $error("Write operation failed");
  C1: cover property (Write_prop);
  property Read_prop;
      @(posedge inter.ACLK)
      disable iff (!inter.ARESETn)
      (inter.mem_en && !inter.mem_we) |=> !$isunknown(inter.mem_rdata);
  endproperty
  A2: assert property (Read_prop)
    else $error("Read operation failed");
  C2: cover property (Read_prop);
  property enable_check;
      @(posedge inter.ACLK)
      disable iff (!inter.ARESETn)
      !inter.mem_en |-> !inter.mem_we;
  A3: assert property (enable_check)
    else $error("mem_we asserted when mem_en is low");
                    y (enable check);
```


```
property reset_prop;
        @(posedge inter.ACLK)
        !inter.ARESETn |=> (inter.mem_rdata == 0);
    endproperty
    A4: assert property (reset_prop)
        else $error("Reset protocol failed");
    C4: cover property (reset_prop);
    property stable_signals;
        @(posedge inter.ACLK)
        disable iff (!inter.ARESETn)
        inter.mem_en |-> (inter.mem_we == 1'b0 || inter.mem_we == 1'b1);
    endproperty
    A5: assert property (stable_signals)
        else $error("Invalid control signal values");
                roperty (stable_signals);
    property valid_address;
        @(posedge inter.ACLK)
        disable iff (!inter.ARESETn)
        inter.mem_en |-> (inter.mem_addr < 1024);</pre>
    A6: assert property (valid_address)
    else $error("Invalid address");
    C6: cover property (valid_address);
endmodule
```

II. Memory Results

```
#
# === Final Results ===
# Number of tests: 80000, Passed: 43676, Failed: 0
# Coverage achieved: 100%
# ** Note: $finish : mem_test.sv(164)
# Time: 1236995 ns Iteration: 0 Instance: /top/tb
# 1
```

• Comment: Passed cases represent the cases that, when mem en is asserted and the operation is read.





Code coverage

```
=== Instance: /top/inter
=== Design Unit: work.memory_interface
Toggle Coverage:
  Enabled Coverage
                                      Misses Coverage
                         Bins
                                Hits
                                 155
  Toggles
                          156
                                         1 99.35%
Toggle Coverage for instance /top/inter --
                                  Node
                                        1H->0L 0L->1H "Coverage"
                                           0
                                ARESETn
                                                            50.00
Total Node Count
                      78
Toggled Node Count =
Untoggled Node Count =
              = 99.35% (155 of 156 bins)
Toggle Coverage
```

• Comment: We do reset only one at the beginning.

```
= Instance: /top/dut
 === Design Unit: work.axi4_memory
 Branch Coverage:
   Enabled Coverage
                                 Hits Misses Coverage
                         Bins
   Branches
                                         0 100.00%
  Branch Coverage for instance /top/dut
   Line
             Ttem
                                Count
                                       Source
  File axi_memory.sv
                    ------IF Branch----
                               123699 Count coming in to IF
   16
   16
                                       All False Count
 Branch totals: 3 hits of 3 branches = 100.00%
             -----IF Branch-----
   19
                               115704
                                       Count coming in to IF
   19
                                28333
                                87371
  anch totals: 2 hits of 2 hearshas - 100 00%
Statement Coverage:
  Enabled Coverage
                                     Misses Coverage
                                      0 100.00%
  Statements
Statement Coverage for instance /top/dut --
```

III. System

1. Interface

```
interface axi4_interface (input bit ACLK);

// axi4 signals

bit ARESETn;

logic AWVALID;

logic AWREADY;

logic WLAST;

logic RLAST;

logic WVALID;

logic WREADY;

logic RVALID;
```

```
modport dut (
     input ARESETn,
    input AWADDR,
    input AWLEN,
    input AWSIZE,
input AWVALID,
output AWREADY,
    input WDATA,
    input WVALID,
    input WLAST, output WREADY,
    output BRESP,
    output BVALID, input BREADY,
    input ARADDR,
    input ARLEN,
    input ARSIZE, input ARVALID,
    output ARREADY,
    output RDATA,
output RRESP,
output RVALID,
    output RLAST,
    input RREADY );
    input ACLK, output ARESETn,
     output AWADDR,
    output AWSIZE,
output AWSALID,
     input AWREADY,
     // Write data channel
output WDATA,
     output WVALID,
     output WLAST,
     input WREADY.
```

```
include "axi4_interface.sv"
`include "Axi4_test.sv"
`include "axi4.sv"
module top();
                      ARESETn;
                      AWVALID;
                      AWREADY;
                      WLAST;
                      RLAST;
                      WVALID;
                      WREADY;
                      RVALID;
                      RREADY;
                      ARREADY;
                      ARVALID;
                      BVALID;
                      BREADY;
                      AWADDR;
                      AWLEN;
  logic [2:0]
logic [31:0]
logic [31:0]
logic [31:0]
                      AWSIZE;
                      WDATA;
                      ARADDR;
                      RDATA;
                      ARLEN;
                      RRESP;
                      BRESP;
  bit ACLK ;
initial begin
                     dut (inter.dut);
                     check (inter.dut);
endmodule
```

2. **Design bug:** When we randomize, this case happens and forces us to check the design again, as it is unexpected, so we discover this bug

```
# AWADDR = 3063, AWVALID = 1, AWLEN = 244, AWSIZE = 2, WVALID = 1
# Test 12 FAILED BRESP = SLVERR
```

```
// Address boundary check (4KB boundary = 12 bits)
assign write_boundary_cross = ((write_addr & 12'hFFF) + (write_burst_len << write_size)) > 12'hFFF;
assign read_boundary_cross = ((read_addr & 12'hFFF) + (read_burst_len << read_size)) > 12'hFFF;
```

```
// Address boundary check (4KB boundary = 12 bits)
wire write_boundary_cross = ((inter.AWADDR & 12'hFFF) + ((inter.AWLEN + 1) << inter.AWSIZE)) > 12'hFFF;
wire read_boundary_cross = ((inter.ARADDR & 12'hFFF) + ((inter.ARLEN + 1) << inter.ARSIZE)) > 12'hFFF;
```

• Comment: We change write_addr by AWADDR because when we check, we must check by the first address, not the current address or the final address, and we change AWLEN by AWLEN + 1 ... and the same thing for read operation.

3. Class

```
1 class axi4_class;
2
3  // Write signals
4  rand logic [15:0] ADDR;
5  rand logic [7:0] LEN;
6  rand logic [2:0] SIZE;
7  rand logic [31:0] DATA;
8  rand logic [1:0] OPERATION;
9
10  // Random delays for handshaking
```

```
constraint valid_range {
   ((ADDR >> 2) + (LEN + 1)) < 1024;
  constraint invalid_access_c {
   ((ADDR >> 2) + (LEN + 1)) >= 1024;
  constraint LEN_range_c {
   LEN inside {[8'd0 : 8'd255]};
  constraint LEN_corners_c {
   LEN inside {8'd0, 8'd1, 8'd127, 8'd128, 8'd254, 8'd255};
   ADDR inside {[16'd0 : 16'd65535]};
constraint data_c1 {
 DATA inside {
                  : 32'd255],
  [32'd0
   [32'd256
                  : 32'd1023],
   [32'd1024
                  : 32'd4095],
   [32'd4096
                   : 32'd16383],
   [32'd16384
                   : 32'd32767]
```

```
// Coverage
covergroup axi4_cov;
 coverpoint LEN {
   bins corner0 = \{8'd0\};
   bins corner1 = \{8'd1\};
   bins corner2 = {8'd127};
   bins corner3 = {8'd128};
   bins corner4 = {8'd254};
   bins corner5 = {8'd255};
   bins auto_bins[] = {[8'd0:8'd255]};
 coverpoint ADDR {
   bins corner0 = {16'd0};
   bins corner1 = {16'd1024};
   bins corner2 = {16'd2048};
   bins corner3 = \{16'd4092\};
   bins corner4 = {16'b1111_1111_1100};
   bins range_0 = { [16'd0 : 16'd255]
   bins range_1
                 = { [16'd256
                                 : 16'd1023] };
                 = { [16'd1024 : 16'd4095] };
   bins range_2
                 = { [16'd4096
                                  : 16'd16383] };
   bins range_3
                 = { [16'd16384 : 16'd32767] };
   bins range_4
                                 : 16'd49151] };
   bins range_5 = { [16'd32768
   bins range_6 = { [16'd49152
                                 : 16'd65535] };
 coverpoint SIZE {
   bins fixed_size = {2};
   illegal_bins others = default;
 coverpoint DATA {
   bins corner0
                     = {32'd0};
   bins corner1
                     = {32'd1};
                     = {32'hFFFF FFFF};
   bins corner2
```

```
coverpoint aw_valid_delay { bins all_values[] = {[0:7]}; }
  coverpoint w_valid_delay { bins all_values[] = {[0:7]}; }
  coverpoint b_ready_delay { bins all_values[] = {[0:7]}; }
  coverpoint ar_valid_delay { bins all_values[] = {[0:7]}; }
  coverpoint r_ready_delay { bins all_values[] = {[0:7]}; }
  cross LEN, ADDR;
  cross DATA, LEN;
  cross DATA, ADDR;
  cross aw_valid_delay, w_valid_delay;
  cross ar_valid_delay, r_ready_delay;
endgroup
  function void display();
    $display("ADDR = %0d, LEN = %0d, SIZE = %0d, Memory Access = %0d",
            ADDR, LEN, SIZE, ((ADDR >> 2) + (LEN + 1));
    $display("Delays - AW:%0d, W:%0d, B:%0d, AR:%0d, R:%0d",
            aw_valid_delay, w_valid_delay, b_ready_delay, ar_valid_delay, r_ready_delay);
  function new();
   axi4_cov = new();
  endfunction
{\tt endclass}
```

4.

```
`timescale 1ns/1ps
`include "axi4 class.sv"
`include "axi4 interface.sv"
module Axi4_test (axi4_interface.tb inter);
  axi4 class stim;
  logic [31:0] golden_mem [0:1023];
  logic [31:0] expected_queue[$];
  logic [31:0] actual_queue[$];
  logic [31:0] data[$];
  logic [1 :0] expected_response;
  logic [1 :0] actual_response;
  int cases = 0;
  int pass = 0;
  bit range_mode [][2] = '{ '{1,0}, '{0,1} };  // valid, invalid range
bit awlen_modes[][2] = '{ '{1,0}, '{0,1} };  // range, corners
bit addr_modes [][2] = '{ '{1,0}, '{0,1} };  // range, corners
bit data_modes [][4] = '{ '{1,0,0,0}, '{0,1,0,0}, '{0,0,1,0}, '{0,0,0,1} };
  initial begin
     stim = new();
     for (int i = 0; i < 1024; i++)
        golden_mem[i] = 0;
     actual_queue.delete();
     expected_queue.delete();
     data.delete();
     reset();
```

```
stim.delay_ranges.constraint_mode(1);
stim.fix_size.constraint_mode(1);
stim.aligned_address.constraint_mode(1);

foreach (range_mode[m]) begin
foreach (awlen_modes[i]) begin
foreach (addr_modes[j]) begin
```

```
task clear signals();
 inter.AWVALID = 0;
 inter.WVALID = 0;
 inter.WLAST
               = 0;
 inter.BREADY = 0;
 inter.ARVALID = 0;
 inter.RREADY = 0;
 inter.AWADDR = 0;
 inter.AWLEN = 0;
 inter.AWSIZE = 0;
 inter.WDATA = 0;
 inter.ARADDR = 0;
 inter.ARLEN = 0;
 inter.ARSIZE = 0;
 expected response = 2'b0;
 actual response = 2'b0;
 @(negedge inter.ACLK);
task generate stimulus();
 data.delete();
 stim.LEN
              = 0;
 stim.ADDR
            = 0;
 stim.SIZE
 stim.DATA
 stim.OPERATION = 0;
 stim.aw_valid_delay = 0;
 stim.w_valid_delay = 0;
 stim.b_ready_delay = 0;
 stim.ar_valid_delay = 0;
 stim.r_ready_delay = 0;
 assert(stim.randomize(ADDR, LEN, SIZE, OPERATION, aw_valid_delay, w_valid_delay,
       b_ready_delay, ar_valid_delay, r_ready_delay ))
   else $fatal("Address/Length/Operation randomization failed");
```

```
if (stim.OPERATION == 2'd1)
begin
for (int i = 0; i <= stim.LEN; i++)
begin
    assert(stim.randomize(DATA))
    else $fatal("Data randomization failed for beat %0d", i);
    data[i] = stim.DATA;
    stim.axi4_cov.sample();
end
end
end
end
end
end
end</pre>
```

```
task golden_model();

expected_queue.delete();

if (((stim.ADDR >> stim.SIZE) + (stim.LEN + 1)) >= 1024)

begin

expected_response = 2'b10;

end else

begin

expected_response = 2'b00;

if (stim.OPERATION == 2'd1)

begin

for (int i = 0; i <= stim.LEN; i++)</pre>
```

```
task drive();
 if (stim.OPERATION == 2'd2)
   repeat (stim.ar_valid_delay) @(negedge inter.ACLK);
   inter.ARADDR = stim.ADDR;
   inter.ARLEN = stim.LEN;
   inter.ARSIZE = stim.SIZE;
   inter.ARVALID = 1'b1;
   // Wait for address acceptance
   repeat (20) @(negedge inter.ACLK)
    if (inter.ARREADY) break;
   inter.ARVALID = 0;
   collect();
 end else if (stim.OPERATION == 2'd1)
     repeat (stim.aw_valid_delay) @(negedge inter.ACLK);
     inter.AWADDR = stim.ADDR;
     inter.AWLEN = stim.LEN;
     inter.AWSIZE = stim.SIZE;
     inter.AWVALID = 1'b1;
     repeat (20) @(negedge inter.ACLK)
       if (inter.AWREADY) break;
      inter.AWVALID = 1'b0;
```

```
if (((stim.ADDR >> stim.SIZE) + (stim.LEN + 1)) >= 1024)
begin

%display("TIME: $0t", $time);
assert(stim.randomize(w_valid_delay))
else $fatal("w_valid_delay randomization failed");
repeat (stim.w_valid_delay) @(negedge inter.ACLK);
stim.axi4_cov.sample();
inter.WVALID = 1'b1;
inter.WLAST = 1;
//@(negedge inter.ACLK);
```

```
// Send burst data with proper handshaking
              for (int i = 0; i \leftarrow stim.LEN; i++)
                inter.WDATA = data[i];
                inter.WVALID = 1'b1;
                inter.WLAST = (i == stim.LEN);
                repeat (20) @(negedge inter.ACLK)
                if (inter.WREADY) break;
                inter.WVALID = 1'b0;
                assert(stim.randomize(w_valid_delay))
245
                else $fatal("w valid delay randomization failed");
                repeat (stim.w_valid_delay) @(negedge inter.ACLK);
                stim.axi4_cov.sample();
              actual_response = inter.BRESP;
              inter.WLAST = 0;
              repeat (stim.b_ready_delay) @(negedge inter.ACLK);
              inter.BREADY = 1'b1;
              repeat (20) @(negedge inter.ACLK)
                if (inter.BVALID) break;
              inter.BREADY = 0;
            end
        task collect();
            actual queue.delete();
            inter.RREADY = 1'b1;
            for (int i = 0; i \le stim.LEN; i++)
              if (stim.r_ready_delay > 0)
              begin
                inter.RREADY = 1'b0:
```

```
task check();
 if (stim.OPERATION == 2'd1)
   $display("Test %0d", cases);
   $display("Write Test");
   stim.display();
   if (actual_response == expected_response)
   begin
     pass++;
     $display("Test %0d PASSED", cases);
     $display("write Operation passed");
   end else
   begin
     fail++;
     $display("Test %0d FAILED Resonnse mismatch", cases);
     $display("write Operation failed");
   end
 end else
   if (stim.OPERATION == 2'd2)
     $display("Test %0d", cases);
$display("Read Test");
     stim.display();
```

```
327
328
329
330
331
332
333

if (((stim.ADDR >> stim.SIZE) + (stim.LEN + 1)) >= 1024)
begin

if (actual_response == expected_response)
begin

pass++;
$display("Test %0d PASSED", cases);
$display("Read Operation passed");
```

```
if ((actual_queue == expected_queue) && (actual_response == expected_response))
begin
 pass++;
 $display("Test %0d PASSED", cases);
 $display("Read Operation passed");
 $display("Expected response: %2b, Actual response: %2b",
          expected_response, actual_response);
end else
begin
  fail++;
 $display("Test %0d FAILED - Data|Resopnse mismatch", cases);
 $display("Read Operation failed");
 $display("Expected response: %2b, Actual response: %2b",
          expected_response, actual_response);
 if (actual_response != expected_response)
   $display("Expected response: %2b, Actual response: %2b",
            expected_response, actual_response);
```

5. Assertions

```
module axi4_assert (axi4_interface.dut inter);
 property reset_awready;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.AWREADY == 1'b1;
 A_RESET_AWREADY: assert property (reset_awready)
| else $error("AWREADY not initialized to 1 after reset");
 C_RESET_AWREADY: cover property (reset_awready);
 property reset_wready;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.WREADY == 1'b0;
 endproperty
 A_RESET_WREADY: assert property (reset_wready)
  else $error("WREADY not initialized to 0 after reset");
 C_RESET_WREADY: cover property (reset_wready);
 property reset_bvalid;
   @(posedge inter.ACLK) !inter.ARESETn |-> inter.BVALID == 1'b0;
 A_RESET_BVALID: assert property (reset_bvalid)
   else $error("BVALID not initialized to 0 after reset");
 C_RESET_BVALID: cover property (reset_bvalid);
 property reset_arready;
   @(posedge inter.ACLK) !inter.ARESETn |-> inter.ARREADY == 1'b1;
 A_RESET_ARREADY: assert property (reset_arready)
else $error("ARREADY not initialized to 1 after reset");
 C_RESET_ARREADY: cover property (reset_arready);
 property reset_rvalid;
   @(posedge inter.ACLK) !inter.ARESETn |-> inter.RVALID == 1'b0;
 A_RESET_RVALID: assert property (reset_rvalid)
   else $error("RVALID not initialized to 0 after reset");
 C_RESET_RVALID: cover property (reset_rvalid);
```

```
property reset_rlast;

@(posedge inter.ACLK) !inter.ARESETn |-> inter.RLAST == 1'b0;
endproperty

A_RESET_RLAST: assert property (reset_rlast)

else $error("RLAST not initialized to 0 after reset");

C_RESET_RLAST: cover property (reset_rlast);

// AWREADY should go low after accepting address
property awready_deassert;

@(posedge inter.ACLK) disable iff (!inter.ARESETn)
(inter.AWVALID && inter.AWREADY) |=> !inter.AWREADY;
```

```
property awsize_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.AWVALID && !inter.AWREADY |=> $stable(inter.AWSIZE);
endproperty
A_AWSIZE_STABLE: assert property (awsize_stable)
 else $error("AWSIZE must remain stable when AWVALID is high");
C_AWSIZE_STABLE: cover property (awsize_stable);
property wdata_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.WVALID && !inter.WREADY |=> $stable(inter.WDATA);
A_WDATA_STABLE: assert property (wdata_stable)
 else $error("WDATA must remain stable when WVALID is high");
C_WDATA_STABLE: cover property (wdata_stable);
property wlast_on_last_beat;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.WVALID && inter.WREADY && inter.WLAST) |=> !inter.WREADY;
A_WLAST_LAST_BEAT: assert property (wlast_on_last_beat)
  else $error("WREADY should deassert after WLAST");
C_WLAST_LAST_BEAT: cover property (wlast_on_last_beat);
property write_order;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  $rose(inter.BVALID) |-> $past(inter.WVALID && inter.WREADY && inter.WLAST);
endproperty
A_WRITE_ORDER_DATA_RESP: assert property (write_order)
else Serror("Write response cannot start without data completion");
// BVALID should be asserted after write data completion
property bvalid_after_wlast;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.WVALID && inter.WREADY && inter.WLAST) |=> inter.BVALID;
A_BVALID_AFTER_WLAST: assert property (bvalid_after_wlast)
 else $error("BVALID should be asserted after WLAST handshake");
C_BVALID_AFTER_WLAST: cover property (bvalid_after_wlast);
property bvalid_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.BVALID && !inter.BREADY |=> inter.BVALID;
```


```
ARREADY should go low after accepting address
property arready_deassert;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.ARVALID && inter.ARREADY) |=> !inter.ARREADY;
A_ARREADY_DEASSERT: assert property (arready_deassert)
 else $error("ARREADY should deassert after address handshake");
C_ARREADY_DEASSERT: cover property (arready_deassert);
property araddr_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.ARVALID && !inter.ARREADY |=> $stable(inter.ARADDR);
endproperty
                          roperty (araddr_stable)
A_ARADDR_STABLE: assert pr
 else $error("ARADDR must remain stable when ARVALID is high");
C_ARADDR_STABLE: cover property (araddr_stable);
property arlen_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.ARVALID && !inter.ARREADY |=> $stable(inter.ARLEN);
endproperty
A_ARLEN_STABLE: assert property (arlen_stable)
 else $error("ARLEN must remain stable when ARVALID is high");
C_ARLEN_STABLE: cover property (arlen_stable);
property arsize_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.ARVALID && !inter.ARREADY |=> $stable(inter.ARSIZE);
A_ARSIZE_STABLE: assert property (arsize_stable)
  else $error("ARSIZE must remain stable when ARVALID is high");
property rvalid after araddr;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.ARVALID && inter.ARREADY) |-> ##[1:3] inter.RVALID;
endproperty
A_RVALID_AFTER_ARADDR: assert property (rvalid_after_araddr)
 else $error("RVALID should be asserted within 3 cycles after read address");
C_RVALID_AFTER_ARADDR: cover property (rvalid_after_araddr);
property rvalid_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
```

```
property bresp_valid_values;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.BVALID |-> (inter.BRESP == 2'b00 || inter.BRESP == 2'b10);
A_BRESP_VALID_VALUES: assert property (bresp_valid_values)
 else $error("Invalid BRESP value: %b", inter.BRESP);
C_BRESP_VALID_VALUES: cover property (bresp_valid_values);
property rresp_valid_values;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.RVALID |-> (inter.RRESP == 2'b00 || inter.RRESP == 2'b10);
A_RRESP_VALID_VALUES: assert property (rresp_valid_values)
  else $error("Invalid RRESP value: %b", inter.RRESP);
C_RRESP_VALID_VALUES: cover property (rresp_valid_values);
property write_boundary;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.BVALID &&
   (((inter.AWADDR & 16'h0FFF) + ((inter.AWLEN + 1) << inter.AWSIZE)) > 16'h0FFF))
  |-> inter.BRESP == 2'b10;
endproperty
A_WRITE_BOUNDARY_ERROR: assert property (write_boundary)
else $error("4KB boundary crossing should result in SLVERR");
C_WRITE_BOUNDARY_ERROR: cover property (write_boundary);
property write_range;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.BVALID && ((inter.AWADDR >> 2) >= 1024))
  |-> inter.BRESP == 2'b10;
A_WRITE_RANGE_ERROR: assert property (write_range)
  else $error("Out of range write should result in SLVERR");
C_WRITE_RANGE_ERROR: cover property (write_range);
property read_boundary;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.RVALID &&
```


IV. System Results

```
# TIME: $0t
                    889570840
# Test 163199
# Write Test
# ADDR = 4092, LEN = 128, SIZE = 2, Memory Access = 1152
# Delays - AW:7, W:0, B:6, AR:0, R:3
# Test 163199 PASSED
# write Operation passed
# TIME: $0t
                    889571520
# Test 163200
# Write Test
# ADDR = 4092, LEN = 0, SIZE = 2, Memory Access = 1024
# Delays - AW:1, W:5, B:1, AR:7, R:0
# Test 163200 PASSED
# write Operation passed
# === Final Results ===
# Number of tests: 163200, Passed: 163200, Failed: 0
# Coverage achieved: 100.0%
# ** Note: $stop : Axi4_test.sv(79)
# Time: 889572180 ns Iteration: 0 Instance: /top/tb
# Break in Module Axi4_test at Axi4_test.sv line 79
```

A Cover Directives =													9	
▼ Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/check/C_RE	ESE SVA	1	Off	1	1	Unli	1	100%		√	0	80	15000 ps	1
/top/check/C_RE	ESE SVA	1	Off	1	1	Unli	1	100%		V	0	80	15000 ps	1
/top/check/C_RE	ESE SVA	1	Off	1	1	Unli	1	100%		· /	0	80	15000 ps	1
/top/check/C_RE	ESE SVA	1	Off	1	1	Unli	1	100%		-	0	80	15000 ps	1
/top/check/C_RE	ESE SVA	1	Off	1	1	Unli	1	100%		-	0	80	15000 ps	1
/top/check/C_RE	ESE SVA	1	Off	1	1	Unli	1	100%		/	0	80	15000 ps	1
/top/check/C_A\	WR SVA	1	Off	81528	1	Unli	1	100%		■	0	80	26065000 ps	81528
/top/check/C_A\	WA SVA	1	Off	032	1	Unli	1	100%		-	0	160	26085000 ps	1549032
/top/check/C_A\	WL SVA	1	Off	032	1	Unli	1	100%		-	0	160	26085000 ps	1549032
/top/check/C_A\	WS SVA	✓	Off	032	1	Unli	1	100%		√	0	160	26085000 ps	1549032
/top/check/C_W	DA SVA	✓	Off	032	1	Unli	1	100%		■ ✓	0	160	33545000 ps	1549032
/top/check/C_W	LA SVA	1	Off	81528	1	Unli	1	100%		-	0	80	33525000 ps	81528
/top/check/C_W	RI SVA	✓	Off	81528	1	Unli	1	100%		√	0	80	33535000 ps	81528
/top/check/C_BV	/AL SVA	✓	Off	81528	1	Unli	1	100%		■ ✓	0	80	33525000 ps	81528
/top/check/C_BV	/AL SVA	1	Off	592	1	Unli	1	100%		-	0	160	33545000 ps	1976592
/top/check/C_BR	RES SVA	✓	Off	592	1	Unli	1	100%		- ✓	0	160	33545000 ps	1976592
/top/check/C_BV		1	Off	81528	1	Unli	1	100%		-	0	80	33765000 ps	81528
/top/check/C_AF	RR SVA	1	Off	81672	1	Unli	1	100%		/	0	80	55000 ps	81672
A three laborate IC AT	0.4		0.66	760		t to b		1000/				460	75000	1551760



Function coverage



FSM Coverage for instance /top/dut --

• **Comment**: Fsm Transitions has 70% coverage as it doesn't handle moving from data to addr or from resp to data or addr.

```
Statement Coverage:
   Enabled Coverage
                       Bins
                              Hits
                                   Misses Coverage
   Statements
                                       0 100.00%
-----Statement Details-----
Statement Coverage for instance /top/dut --
   Line
           Item
                             Count
                                    Source
 File axi4.sv
  24 1
25 1
                            20457
  29
                             20457
   32
                            1905673
                           1905673
  62
                           21422144
   65
Expression Coverage:
  Enabled Coverage
                            Misses Coverage
                               0 100.00%
Expression Coverage for instance /top/dut --
-----Focused Expression View-----
Line 29 Item 1 (((inter.ARADDR & 4095) + ((inter.ARLEN + 1) << inter.ARSIZE)) > 4095)
```

```
-----
=== Instance: /top/dut
=== Design Unit: work.axi4
Branch Coverage:
  Enabled Coverage
                      Bins Hits Misses Coverage
                                 0 100.00%
                       35
  Branches
Branch Coverage for instance /top/dut
  Line
           Item
                            Count
                                  Source
 File axi4.sv
               -----IF Branch-----
                         21422144 Count coming in to IF
                          21422142
Branch totals: 2 hits of 2 branches = 100.00%
       -----CASE Branch----
                          21422142
                                  Count coming in to CASE
  104
                          11875720
  120
                           21000
                           8959065
  147
Branch totals: 5 hits of 5 branches = 100.00%
       -----IF Branch-----
  109
                          11875720
                                   Count coming in to IF
  109
                            21000
                          11854720
                                   All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

```
Toggle Coverage:
  Enabled Coverage
                       Bins
                                   Misses Coverage
                             247
                                   25 90.80%
  Toggles
Toggle Coverage for instance /top/inter --
                               Node 1H->0L 0L->1H "Coverage"
                          ARADDR[1-0]
ARSIZE[2-0]
                                                    0.00
0.00
                                         0
                          AWADDR[1-0]
                                         0
                                                       0.00
```

• Comment: Toggle 90% coverage as resp is always 0 or 2, so the first bit doesn't toggle, and size is always 2, so it doesn't toggle, and the first 2 bits of addr are always 0 also.

```
Condition Coverage:
   Bins Covered Misses Coverage
                                             18 ----
                                                      5 78.26%
Condition Coverage for instance /top/dut --
 File axi4.sv
  -----Focused Condition View-----
Line 109 Item 1 (inter.AWVALID && inter.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
 Input Term Covered Reason for no coverage Hint
-----
inter.AWVALID Y
inter.AWREADY N '_0' not hit Hit '_0'
             Hits FEC Target
                                            Non-masking condition(s)

        ROW
        1:
        1 inter.AWVALID_0
        -

        ROW
        2:
        1 inter.AWVALID_1
        inter.AWREADY

        ROW
        3:
        ***0*** inter.AWREADY_0
        inter.AWVALID

        ROW
        4:
        1 inter.AWREADY_1
        inter.AWVALID

-----Focused Condition View------
Line 126 Item 1 (inter.WVALID && inter.WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
    Input Term Covered Reason for no coverage Hint
 inter.WVALID Y
inter.WREADY N '_0' not hit Hit '_0'
    Rows: Hits FEC Target
                                            Non-masking condition(s)
```

```
Line 109 Item 1 (inter.AWVALID && inter.AWREADY)

Condition totals: 1 of 2 input terms covered = 50.00%

Input Term Covered Reason for no coverage Hint

inter.AWVALID Y
inter.AWREADY N '_0' not hit Hit '_0'

Rows: Hits FEC Target Non-masking condition(s)

Row 1: 1 inter.AWVALID_0 -
```

Comment : condition coverage has only 78.26% because we sample only input values, not output as AWREADY and WREADY, we don't change the values of these signals, which causes not all conditions to be hit.
V. Run.do

```
vlib work
vlog *.sv
sim -assertdebug +acc -voptargs=+acc work.top
do wave.do
run -all
7
```

```
vlib work
vlog *.*v +cover -covercells
vsim work.top -cover
coverage save -onexit cov.ucdb -du work.axi4
add wave -radix hex /top/dut/*
run -all
coverage report -details -output cov_report.txt
```