AXI4 Verification Project

Eslam fathy

Abdelrahman Ahmed

I. Memory

1. Interface

```
interface memory_interface (input bit ACLK);

//memory signals

logic ARESETn;
logic mem_en;
logic [9:0] mem_addr;
logic [31:0] mem_rdata;

modport dut (
    input ACLK,
    input mem_en,
    input mem_we,
    input mem_we,
    input mem_rdata

modport b (
    input ACLK,
    input mem_rdata

modport b (
    input ACLK,
    input mem_rdata

modport b (
    input ACLK,
    output mem_en,
    output mem_em,
    input mem_wdata,
    input mem_wdata,
    input mem_wdata,
    input mem_rdata

);

and

endinterface
```

```
include "memory_interface.sv"
include "axi_memory.sv"

woodule top();

//memory signals

logic mem_en;
logic mem_we;
logic [9:0] mem_addr;
logic [31:0] mem_wdata;
logic [31:0] mem_rdata;

logic ACLK;
initial begin
ACLK = 0;
forever begin
#5ns ACLK = ~ACLK;
end
end
end

memory_interface inter (ACLK);
axi4_memory dut (inter.dut);
mem_esst tb (inter.dut);
mem_assert check (inter.dut);
mem_assert check (inter.dut);
```

2. Design bug

```
// Memory write
always @(posedge clk) begin
    if (!rst_n)
        mem_rdata <= 0;
    else if (mem_en) begin
        if (mem_we)
            memory[mem_addr] <= mem_wdata;
    else
        mem_rdata <= (mem_addr % 'hF == 0)? memory[mem_addr-1] & 'hFFF_FFFF : memory[mem_addr];
    end
end</pre>
```

3. Class

```
constraint data c1 {
mem wdata inside {
  [32'd0
                  : 32'd255],
                  : 32'd1023],
  32'd256
  [32'd1024
                  : 32'd4095],
  [32'd4096
                  : 32'd16383],
  [32'd16384
                  : 32'd32767]
mem_wdata inside {
  32'b0
                  : 32'b1],
  32'd32768
                 : 32'd49151],
  32'd49152
                 : 32'd65535],
  32'd65536
                  : 32'd262143],
  32'd262144
                  : 32'd1048575]
mem_wdata inside {
  [32'b0
                  : 32'b1],
  32'd1048576
                  : 32'd16777215],
  [32'd16777216 : 32'd268435455],
[32'd268435456 : 32'd1073741823],
  [32'd1073741824 : 32'hFFFFFFF]
constraint data corner c {
  mem_wdata inside {32'd0, 32'd1, 32'd7, 32'd15, 32'd31, 32'd63, 32'd127, 32'd255, 32'd511,
                    32'd1023, 32'hFFFF FFFF, 32'hAAAA AAAA, 32'h5555 5555, 32'h1111 0000,
                    32'h0000_1111}; // Fixed: removed invalid constant
```

```
// Coverage group
covergroup Memory_cov;
option.per_instance = 1;

mem_en_cp : coverpoint mem_en {
    bins disabled = {0};
    bins enabled = {1};
}

mem_we_cp : coverpoint mem_we iff (mem_en) {
    bins read_op = {0};
    bins write_op = {1};
}

mem_addr_cp : coverpoint mem_addr iff (mem_en) {
    bins corners[] = {10'd0, 10'd1, 10'd7, 10'd31, 10'd63, 10'd127, 10'd255,
    lo'd511, 10'd1023, 10'b1010101010, 10'b0101010101, 10'b1111111111,
    lo'b1111100000, 10'b0000011111};

bins all_values[] = {[10'd0 : 10'd1023]};
```

```
mem_wdata_cp : coverpoint mem_wdata iff (mem_en && mem_we) {
           bins corners[] = {32'd0, 32'd1, 32'd7, 32'd15, 32'd31, 32'd63, 32'd127, 32'd255,
                            32'd511, 32'd1023, 32'hFFFF_FFFF, 32'hAAAA_AAAA, 32'h5555_5555,
                           32'h1111_0000, 32'h0000_1111};
           bins grp1_1 = {[32'd0
                                         : 32'd255]};
           bins grp1_2 = {[32'd256
                                        : 32'd1023]};
                                        : 32'd4095]};
           bins grp1_3 = {[32'd1024
           bins grp1_4 = {[32'd4096
                                        : 32'd16383]};
           bins grp1_5 = {[32'd16384
                                        : 32'd32767]};
           bins grp2 1 = {[32'd32768
                                        : 32'd49151]};
           bins grp2_2 = {[32'd49152
                                        : 32'd65535]};
           bins grp2_3 = {[32'd65536
                                       : 32'd262143]};
           bins grp2_4 = {[32'd262144
                                        : 32'd1048575]};
           bins grp3_1 = {[32'd1048576 : 32'd16777215]};
           bins grp3_2 = {[32'd16777216 : 32'd268435455]};
           bins grp3_3 = {[32'd268435456 : 32'd1073741823]};
           bins grp3_4 = {[32'd1073741824 : 32'hFFFFFFF]};
   endgroup
   function new();
       Memory_cov = new();
   endfunction
   function void display();
       $display(">> post_randomize: en=%b, we=%b, addr=0x%03x(%0d), wdata=0x%08x",
               mem_en, mem_we, mem_addr, mem_wdata);
   endfunction
endclass
```

4. Test

```
timescale 1ns/1ps
`include "memory_class.sv"
module mem_test (memory_interface.tb inter);
  memory class stim;
  logic [31:0] golden_mem [0:1023];
  logic [31:0] actual data;
  logic [31:0] expected_data;
  int pass = 0;
  int fail = 0;
  int cov = 0;
    inter.mem en = 0;
    inter.mem we
                    = 0;
    inter.mem_addr = 0;
    inter.mem wdata = 0;
    inter.ARESETn = 0;
                   = 0;
    cases
    stim = new();
    // Initialize golden memory
    for (int i = 0; i < 1024; i++)
     golden mem[i] = 0;
    repeat (2) @(posedge inter.ACLK);
    inter.ARESETn = 1;
    repeat (2) @(posedge inter.ACLK); // Allow reset to complete
```

```
stim.addr_c.constraint_mode(1);
stim.addr corner c.constraint mode(0);
stim.data c1.constraint mode(1);
stim.data c2.constraint mode(0);
stim.data c3.constraint mode(0);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
generate stimulus();
golden model();
drive();
collect();
check();
stim.addr c.constraint mode(1);
stim.addr corner c.constraint mode(0);
stim.data c1.constraint mode(0);
stim.data c2.constraint mode(1);
stim.data c3.constraint mode(0);
stim.data corner c.constraint mode(0);
repeat (10000) begin
cases++;
generate stimulus();
golden_model();
drive();
collect();
check();
```

```
stim.addr c.constraint mode(1);
stim.addr_corner_c.constraint_mode(0);
stim.data_c1.constraint_mode(0);
stim.data c2.constraint mode(0);
stim.data c3.constraint mode(1);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden_model();
drive();
collect();
check();
stim.addr c.constraint mode(1);
stim.addr_corner_c.constraint_mode(0);
stim.data c1.constraint mode(0);
stim.data c2.constraint mode(0);
stim.data c3.constraint mode(0);
stim.data_corner_c.constraint_mode(1);
repeat (10000) begin
cases++;
generate_stimulus();
golden_model();
drive();
collect();
check();
```

```
stim.addr_c.constraint_mode(0);
stim.addr_corner_c.constraint_mode(1);
stim.data_c1.constraint_mode(1);
stim.data c2.constraint mode(0);
stim.data c3.constraint mode(0);
stim.data_corner_c.constraint_mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden_model();
drive();
collect();
check();
stim.addr_c.constraint mode(0);
stim.addr_corner_c.constraint_mode(1);
stim.data_c1.constraint_mode(0);
stim.data c2.constraint mode(1);
stim.data_c3.constraint_mode(0);
stim.data corner c.constraint mode(0);
repeat (10000) begin
cases++;
generate_stimulus();
golden_model();
drive();
collect();
check();
```

```
stim.addr_c.constraint_mode(0);
          stim.addr_corner_c.constraint_mode(1);
          stim.data_c1.constraint_mode(0);
          stim.data_c2.constraint_mode(0);
          stim.data c3.constraint mode(1);
          stim.data corner c.constraint mode(0);
          repeat (10000) begin
          cases++;
          generate_stimulus();
          golden_model();
          drive();
          collect();
          check();
140
          stim.addr_c.constraint_mode(0);
          stim.addr_corner_c.constraint_mode(1);
          stim.data c1.constraint mode(0);
          stim.data c2.constraint mode(0);
          stim.data c3.constraint mode(0);
          stim.data corner c.constraint mode(1);
          repeat (10000) begin
          cases++;
          generate_stimulus();
          golden_model();
          drive();
          collect();
          check();
          cov = stim.Memory_cov.get_coverage();
          $display("=== Final Results ===");
          $display("Number of tests: %0d, Passed: %0d, Failed: %0d", cases, pass, fail);
          $display("Coverage achieved: %0d%%", cov);
```

```
#200;
          $finish;
        task generate_stimulus();
          if (!stim.randomize()) begin
            $display("ERROR: Randomization failed at test case %0d", cases);
            $finish;
        task golden model();
          if (stim.mem_en) begin
            if (stim.mem_we) begin
              golden_mem[stim.mem_addr] = stim.mem_wdata;
              expected_data = 'x; // Don't expect read data on write
            end else begin
              // Read operation
              expected_data = golden mem[stim.mem addr];
181
            end
            expected_data = 'x;
        endtask
```

```
task drive();

// Drive stimulus to interface
inter.mem_en = stim.mem_en;
inter.mem_we = stim.mem_addr;
inter.mem_addr = stim.mem_wdata;

// Sample coverage for stimulus
stim.Memory_cov.sample();

// Sample coverage f
```

```
task check();
          if (stim.mem en && !stim.mem we)
            if (actual_data !== expected_data)
              $display("FAIL [%0d]: Addr=0x%03x, Expected=0x%08x, Got=0x%08x",
                      cases, stim.mem addr, expected data, actual data);
              fail++;
            end else
            begin
                $display("PASS [%0d]: Addr=0x%03x, Data=0x%08x",
                        cases, stim.mem addr, actual data);
            end
          end else if (stim.mem_en && stim.mem_we)
              $display("WRITE [%0d]: Addr=0x%03x, Data=0x%08x",
                     cases, stim.mem_addr, stim.mem_wdata);
          $display("");
234
        endtask
```

5. Assertions


```
module mem_assert (memory_interface.dut inter);
  property Write_prop;
      @(posedge inter.ACLK)
      disable iff (!inter.ARESETn)
      inter.mem_we |-> inter.mem_en; // If mem_we is 1 , mem_en is must be 1
  endproperty
  A1: assert property (Write_prop)
    else $error("Write operation failed");
  C1: cover property (Write_prop);
  property Read_prop;
      @(posedge inter.ACLK)
      disable iff (!inter.ARESETn)
      (inter.mem_en && !inter.mem_we) |=> !$isunknown(inter.mem_rdata);
  endproperty
  A2: assert property (Read_prop)
    else $error("Read operation failed");
  C2: cover property (Read_prop);
  property enable_check;
      @(posedge inter.ACLK)
      disable iff (!inter.ARESETn)
      !inter.mem_en |-> !inter.mem_we;
  A3: assert property (enable_check)
    else $error("mem_we asserted when mem_en is low");
                   y (enable_check);
```


```
// Property 4: Reset
   property reset_prop;
        @(posedge inter.ACLK)
        !inter.ARESETn |=> (inter.mem_rdata == 0);
   endproperty
   A4: assert property (reset_prop) else $error("Reset protocol failed");
    C4: cover property (reset_prop);
   property stable_signals;
        @(posedge inter.ACLK)
        disable iff (!inter.ARESETn)
        inter.mem_en |-> (inter.mem_we == 1'b0 || inter.mem_we == 1'b1);
    endproperty
   A5: assert property (stable_signals)
    else $error("Invalid control signal values");
   C5: cover property (stable_signals);
   property valid address;
        @(posedge inter.ACLK)
        disable iff (!inter.ARESETn)
        inter.mem_en |-> (inter.mem_addr < 1024);</pre>
    A6: assert property (valid_address)
    else $error("Invalid address");
    C6: cover property (valid_address);
endmodule
```

II. Memory Results


```
#
# === Final Results ===
# Number of tests: 80000, Passed: 43676, Failed: 0
# Coverage achieved: 100%
# ** Note: $finish : mem_test.sv(164)
# Time: 1236995 ns Iteration: 0 Instance: /top/tb
# 1
```

• Comment: Passed cases represent the cases that, when mem_en is asserted and the operation is read.





Function coverage



Code coverage

```
=== Instance: /top/inter
=== Design Unit: work.memory_interface
Toggle Coverage:
  Enabled Coverage
                        Bins Hits Misses Coverage
                                     1 99.35%
  Toggles
Toggle Coverage for instance /top/inter --
                                 Node 1H->0L 0L->1H "Coverage"
                               ARESETN 0 1
                                                           50.00
Total Node Count =
Toggled Node Count =
                     78
Untoggled Node Count =
Toggle Coverage
                   99.35% (155 of 156 bins)
```

• **Comment**: We do reset only one at the beginning.

```
=== Instance: /top/dut
=== Design Unit: work.axi4 memory
_______
Branch Coverage:
  Enabled Coverage
                          Hits Misses Coverage
                                 0 100.00%
  Branches
Branch Coverage for instance /top/dut
  Line
          Item
                          Count
                                Source
 File axi_memory.sv
              123699 Count coming in to IF
  16
  18
                         115704
                                All False Count
Branch totals: 3 hits of 3 branches = 100.00%
 -----IF Branch-----
                         115704
                                Count coming in to IF
  19
                          28333
Branch totals: 2 hits of 2 branches = 100.00%
```

Enabled Cov				Misses		
Statements		7	7	0	100.00%	
		=====Statement	Details=	=======		=====
atement Cover	age for inst	tance /top/dut				
Line	Item		Count	Source		
File axi_memo						
15	1		123699			
17	1		2			
20	1		28333			
22	1		87371			
28	1		1			
28	2		1024			
29	1		1024			
ggle Coverage						
Enabled Cov		Bins		Misses	Coverage	
Toggles						
		64	0	61	0.00%	

III. System

1. Interface

```
interface axi4_interface (input bit ACLK);
                     ARESETn;
                     AWVALID;
                     AWREADY;
                     WLAST;
                     RLAST;
                     WVALID;
                     WREADY;
                     RVALID;
                     RREADY;
                    ARREADY;
                     ARVALID;
                     BVALID;
                     BREADY;
                     AWADDR;
                     AWLEN;
                     AWSIZE;
   logic [31:0]
logic [15:0]
logic [31:0]
                     WDATA;
                     ARADDR;
                     RDATA;
                     ARLEN;
   logic [2:0]
   logic [1:0]
                     RRESP;
   logic [1:0]
                     BRESP;
```

```
modport dut (
    input ARESETn,
   input AWADDR,
input AWLEN,
    input AWSIZE,
    input AWVALID,
   output AWREADY,
    input WDATA,
    input WVALID,
    input WLAST,
   output WREADY,
   output BRESP,
   output BVALID,
    input BREADY,
    input ARADDR,
    input ARLEN,
   input ARVALID, output ARREADY,
    // Read data channel
    output RDATA,
   output RRESP,
output RVALID,
output RLAST,
    input RREADY );
```

```
output ARESETn,
        output AWADDR,
        output AWLEN,
        output AWSIZE,
        output AWVALID,
        input AWREADY,
        output WDATA,
        output WVALID,
output WLAST,
input WREADY,
        input BRESP,
                BVALID,
        output BREADY,
        output ARADDR,
        output ARLEN, output ARSIZE,
        output ARVALID,
        input ARREADY,
        input RDATA,
               RRESP,
        input RVALID,
        output RREADY );
endinterface
```

```
include "axi4_interface.sv"
`include "Axi4 test.sv"
module top();
                  ARESETn;
                  AWVALID;
                 AWREADY;
                  WLAST;
                  RLAST;
                  WVALID;
                  WREADY;
                  RVALID;
                  RREADY;
                  ARREADY;
                  ARVALID;
                  BVALID;
                  BREADY;
                  AWADDR;
                  AWLEN;
                  AWSIZE;
                  WDATA;
                  ARADDR;
 logic [31:0]
 logic [31:0]
logic [7:0]
                  RDATA;
                  ARLEN;
                  ARSIZE;
                  RRESP;
                  BRESP;
  #5ns ACLK = ~ACLK;
```

```
axi4_interface inter (ACLK);
40    axi4    dut (inter.dut);
41    Axi4_test    tb (inter.tb);
42    axi4_assert    check (inter.dut);
43
44    endmodule
```

2. **Design bug:** When we randomize, this case happens and forces us to check the design again, as it is unexpected, so we discover this bug

```
# AWADDR = 3063, AWVALID = 1, AWLEN = 244, AWSIZE = 2, WVALID = 1
# Test 12 FAILED BRESP = SLVERR
```

```
// Address boundary check (4KB boundary = 12 bits)
assign write_boundary_cross = ((write_addr & 12'hFFF) + (write_burst_len << write_size)) > 12'hFFF;
assign read_boundary_cross = ((read_addr & 12'hFFF) + (read_burst_len << read_size)) > 12'hFFF;
```

```
// Address boundary check (4KB boundary = 12 bits)
wire write_boundary_cross = ((inter.AWADDR & 12'hFFF) + ((inter.AWLEN + 1) << inter.AWSIZE)) > 12'hFFF;
wire read_boundary_cross = ((inter.ARADDR & 12'hFFF) + ((inter.ARLEN + 1) << inter.ARSIZE)) > 12'hFFF;
```

• **Comment**: We change write_addr by AWADDR because when we check, we must check by the first address, not the current address or the final address, and we change AWLEN by AWLEN + 1 ... and the same thing for read operation.

3. Class

```
class axi4 class;
 // Write signals
 rand logic [15:0] ADDR;
 rand logic [7:0] LEN;
 rand logic [2:0] SIZE;
 rand logic [31:0] DATA;
 rand logic [1:0] OPERATION;
 rand logic [2:0] aw_valid_delay;
 rand logic [2:0] w_valid_delay;
 rand logic [2:0] b_ready_delay;
 rand logic [2:0] ar_valid_delay;
 rand logic [2:0] r_ready_delay;
 constraint OPERATION C {
 OPERATION inside {[2'd1:2'd2]};
 constraint delay_ranges {
   aw_valid_delay inside {[0:7]};
   w_valid_delay inside {[0:7]};
   b_ready_delay inside {[0:7]};
   ar_valid_delay inside {[0:7]};
   r_ready_delay inside {[0:7]};
 constraint fix size {
 constraint aligned address {
   ADDR[1:0] == 2'b00; // Aligned to 4-byte boundary
```

```
constraint data c1 {
  DATA inside {
                   : 32'd255],
  [32'd0
                : 32'd1023],
   [32'd256
   32'd1024
                 : 32'd4095],
   [32'd4096
                 : 32'd16383],
   32'd16384
                  : 32'd32767]
 DATA inside {
   32'b0
                   : 32'b1],
                 : 32'd49151],
   [32'd32768
                 : 32'd65535],
   32'd49152
                 : 32'd262143],
   [32'd65536
   [32'd262144 : 32'd1048575]
constraint data c3 {
 DATA inside {
  [32'b0
                   : 32'b1],
   32'd1048576
                 : 32'd16777215],
   [32'd16777216 : 32'd268435455],
[32'd268435456 : 32'd1073741823],
   [32'd1073741824 : 32'hFFFFFFFF]
constraint data_corner_c {
  DATA inside {32'd0, 32'd1, 32'hFFFF_FFFF, 32'hAAAA_AAAA, 32'h1111_0000, 32'h0000_1111};
```

```
// Coverage
covergroup axi4 cov;
 coverpoint LEN {
   bins corner0 = {8'd0};
   bins corner1
                 = {8'd1};
   bins corner2
                 = {8'd127};
   bins corner3 = {8'd128};
   bins corner4 = \{8'd254\};
   bins corner5 = {8'd255};
   bins auto_bins[] = {[8'd0:8'd255]};
 coverpoint ADDR {
   bins corner0 = {16'd0};
   bins corner1 = {16'd1024};
   bins corner2 = {16'd2048};
   bins corner3 = \{16'd4092\};
   bins corner4 = {16'b1111_1111_1100};
   bins range_0 = { [16'd0 : 16'd255]
   bins range_1 = { [16'd256
                                : 16'd1023] };
   bins range 2 = { [16'd1024 : 16'd4095] };
   bins range_3 = { [16'd4096 : 16'd16383] };
   bins range 4 = { [16'd16384 : 16'd32767] };
   bins range_5 = { [16'd32768 : 16'd49151] };
   bins range_6 = { [16'd49152 : 16'd65535] };
```

```
coverpoint SIZE {
  bins fixed_size = {2};
  illegal bins others = default;
// DATA coverage with corner bins
coverpoint DATA {
  bins corner0
                       = {32'd0};
  bins corner1
                       = {32'd1};
                       = {32'hFFFF_FFFF};
  bins corner2
  bins corner3
                       = {32'hAAAA AAAA};
  bins corner4
                       = {32'h1111_0000};
  bins corner5
                       = {32'h0000_1111};
                       = { [32'd0 : 32'd255] };
  bins range_0
  bins range_1
                       = { [32'd256
                                            : 32'd1023] };
  bins range_2
                       = { [32'd1024
                                            : 32'd4095] };
  bins range 3
                       = { [32'd4096
                                            : 32'd16383] };
                       = { [32'd16384 : 32'd32767] };
  bins range 4
                       = { [32'd32768 : 32'd49151] };
  bins range_5
  bins range_6
                       = { [32'd49152
                                            : 32'd65535] };
                       = { [32'd65536 : 32'd262143] };
  bins range 7
 bins range_8 = { [32'd262144 : 32'd1048575] };

bins range_9 = { [32'd1048576 : 32'd16777215] };

bins range_10 = { [32'd16777216 : 32'd268435455] };

bins range_11 = { [32'd268435456 : 32'd1073741823] };

bins range_12 = { [32'd1073741824 : 32'heegeeree] };
coverpoint ((ADDR >> 2) + (LEN + 1)) {
  bins valid access = {[0:1024]}; // Fits within memory
  bins invalid_access = {[1025:$]}; // Exceeds memory
```

```
coverpoint aw_valid_delay { bins all_values[] = {[0:7]}; }
  coverpoint w_valid_delay { bins all_values[] = {[0:7]}; }
  coverpoint b_ready_delay { bins all_values[] = {[0:7]}; }
  coverpoint ar_valid_delay { bins all_values[] = {[0:7]}; }
  coverpoint r_ready_delay { bins all_values[] = {[0:7]}; }
 // Cross coverage
 cross LEN, ADDR;
 cross DATA, LEN;
 cross DATA, ADDR;
 cross aw_valid_delay, w_valid_delay;
 cross ar_valid_delay, r_ready_delay;
endgroup
  function void display();
   $display("ADDR = %0d, LEN = %0d, SIZE = %0d, Memory Access = %0d",
           ADDR, LEN, SIZE, ((ADDR >> 2) + (LEN + 1));
    $display("Delays - AW:%0d, W:%0d, B:%0d, AR:%0d, R:%0d",
           aw_valid_delay, w_valid_delay, b_ready_delay, ar_valid_delay, r_ready_delay);
  endfunction
  function new();
   axi4 cov = new();
  endfunction
endclass
```

4. Test

```
timescale 1ns/1ps
module Axi4_test (axi4_interface.tb inter);
  axi4 class stim;
  logic [31:0] golden_mem [0:1023];
   logic [31:0] expected_queue[$];
   logic [31:0] actual_queue[$];
   logic [31:0] data[$];
   logic [1 :0] expected_response;
   logic [1 :0] actual_response;
   int cases = 0;
   int pass = 0;
   int fail = 0;
  bit range_mode [][2] = '{ '{1,0}, '{0,1} };  // valid, invalid range
bit awlen_modes[][2] = '{ '{1,0}, '{0,1} };  // range, corners
bit addr_modes [][2] = '{ '{1,0}, '{0,1} };  // range, corners
bit data_modes [][4] = '{ '{1,0,0,0}, '{0,1,0,0}, '{0,0,1,0}, '{0,0,0,1} };
   initial begin
     stim = new();
     for (int i = 0; i < 1024; i++)
       golden_mem[i] = 0;
     actual_queue.delete();
     expected_queue.delete();
     data.delete();
     reset();
```

```
stim.delay_ranges.constraint_mode(1);
stim.fix size.constraint mode(1);
stim.aligned_address.constraint_mode(1);
foreach (range_mode[m]) begin
foreach (awlen_modes[i]) begin
foreach (addr_modes[j]) begin
  foreach (data_modes[k]) begin
    stim.valid_range.constraint_mode(range_mode[m][0]);
   stim.invalid_access_c.constraint_mode(range_mode[m][1]);
   stim.LEN range c.constraint mode(awlen modes[i][0]);
   stim.LEN_corners_c.constraint_mode(awlen_modes[i][1]);
    stim.addr_c.constraint_mode(addr_modes[j][0]);
    stim.addr_corner_c.constraint_mode(addr_modes[j][1]);
   stim.data_c1.constraint_mode(data_modes[k][0]);
   stim.data_c2.constraint_mode(data_modes[k][1]);
   stim.data_c3.constraint_mode(data_modes[k][2]);
    stim.data_corner_c.constraint_mode(data_modes[k][3]);
   repeat (5100) begin
     cases++;
      clear signals();
     generate_stimulus();
     golden model();
     drive();
   end
end
```

```
cov = stim.axi4_cov.get_coverage();
$display("=== Final Results ===");
$display("Number of tests: %0d, Passed: %0d, Failed: %0d", cases, pass, fail);
$display("Coverage achieved: %0.1f%%", cov);

#200;
$stop;
end

task reset();

begin
inter.ARESETn = 1'b1;
@(negedge inter.ACLK);
inter.ARESETn = 1'b0;
@(negedge inter.ACLK);
inter.ARESETn = 1'b1;
@(negedge inter.ACLK);
inter.ARESETn = 1'b1;
@(negedge inter.ACLK);
end
endtask
```

```
task clear signals();
 inter.AWVALID = 0;
 inter.WVALID = 0;
 inter.WLAST = 0;
 inter.BREADY = 0;
 inter.ARVALID = 0;
 inter.RREADY = 0;
 inter.AWADDR = 0;
 inter.AWLEN = 0;
 inter.AWSIZE = 0;
 inter.WDATA = 0;
 inter.ARADDR = 0;
 inter.ARLEN = 0;
 inter.ARSIZE = 0;
 expected response = 2'b0;
 actual response = 2'b0;
 @(negedge inter.ACLK);
task generate_stimulus();
 data.delete();
 stim.LEN
              = 0;
 stim.ADDR
             = 0;
 stim.SIZE
 stim.DATA
 stim.OPERATION = 0;
 stim.aw valid delay = 0;
 stim.w valid delay = 0;
 stim.b ready_delay = 0;
 stim.ar_valid_delay = 0;
 stim.r_ready_delay = 0;
 assert(stim.randomize(ADDR, LEN, SIZE, OPERATION, aw valid delay, w valid delay,
       b_ready_delay, ar_valid_delay, r_ready_delay ))
   else $fatal("Address/Length/Operation randomization failed");
```

```
task drive();
 if (stim.OPERATION == 2'd2)
   repeat (stim.ar_valid_delay) @(negedge inter.ACLK);
   // Set up read address channel
   inter.ARADDR = stim.ADDR;
   inter.ARLEN = stim.LEN;
   inter.ARSIZE = stim.SIZE;
   inter.ARVALID = 1'b1;
   repeat (20) @(negedge inter.ACLK)
    if (inter.ARREADY) break;
   inter.ARVALID = 0;
   collect();
 end else if (stim.OPERATION == 2'd1)
     repeat (stim.aw_valid_delay) @(negedge inter.ACLK);
     // Start write address transaction
     inter.AWADDR = stim.ADDR;
     inter.AWLEN = stim.LEN;
     inter.AWSIZE = stim.SIZE;
     inter.AWVALID = 1'b1;
     // Wait for address acceptance
     repeat (20) @(negedge inter.ACLK)
       if (inter.AWREADY) break;
     inter.AWVALID = 1'b0;
```

```
if (((stim.ADDR >> stim.SIZE) + (stim.LEN + 1)) >= 1024)
begin
   $display("TIME: $0t", $time);
   assert(stim.randomize(w valid delay))
      else $fatal("w valid delay randomization failed");
   repeat (stim.w_valid_delay) @(negedge inter.ACLK);
   stim.axi4_cov.sample();
    inter.WVALID = 1'b1;
   inter.WLAST = 1;
   repeat (20) @(negedge inter.ACLK)
   if (inter.WREADY) break;
   actual response = inter.BRESP;
    inter.WVALID = 1'b0;
   inter.WLAST = 0;
   // Apply delay before accepting write response
   repeat (stim.b_ready_delay) @(negedge inter.ACLK);
   inter.BREADY = 1'b1;
   repeat (20) @(negedge inter.ACLK)
   if (inter.BVALID) break;
   inter.BREADY = 0;
end else
begin
// Apply delay before starting write data phase
repeat (stim.w valid delay) @(negedge inter.ACLK);
```

```
// Send burst data with proper handshaking
              for (int i = 0; i <= stim.LEN; i++)
                inter.WDATA = data[i];
                inter.WVALID = 1'b1;
                inter.WLAST = (i == stim.LEN);
                repeat (20) @(negedge inter.ACLK)
                 if (inter.WREADY) break;
                inter.WVALID = 1'b0;
                assert(stim.randomize(w_valid_delay))
245
                else $fatal("w valid delay randomization failed");
                repeat (stim.w_valid_delay) @(negedge inter.ACLK);
                stim.axi4_cov.sample();
              actual_response = inter.BRESP;
              inter.WLAST = 0;
              // Apply delay before accepting write response
              repeat (stim.b_ready_delay) @(negedge inter.ACLK);
              inter.BREADY = 1'b1;
              repeat (20) @(negedge inter.ACLK)
              if (inter.BVALID) break;
              inter.BREADY = 0;
            end
            check();
```

```
task collect();
    actual_queue.delete();
    inter.RREADY = 1'b1;
    for (int i = 0; i \leftarrow stim.LEN; i++)
      if (stim.r_ready_delay > 0)
     begin
        inter.RREADY = 1'b0;
        repeat (stim.r_ready_delay) @(negedge inter.ACLK);
        inter.RREADY = 1'b1;
      assert(stim.randomize(r_ready_delay))
        else $fatal("r_ready_delay randomization failed");
      stim.axi4_cov.sample();
      if (i == stim.LEN && !inter.RLAST) begin
      $warning("RLAST not asserted on final beat");
      end
      repeat (20) @(negedge inter.ACLK)
       if (inter.RVALID) break;
     actual_queue.push_back(inter.RDATA);
    actual_response = inter.RRESP;
   inter.RREADY = 1'b0;
   check();
endtask
```

```
task check();
 if (stim.OPERATION == 2'd1)
   $display("Test %0d", cases);
   $display("Write Test");
   stim.display();
   if (actual_response == expected_response)
   begin
     pass++;
     $display("Test %0d PASSED", cases);
     $display("write Operation passed");
   end else
   begin
      fail++;
     $display("Test %0d FAILED Resognse mismatch", cases);
     $display("write Operation failed");
   end
 end else
   if (stim.OPERATION == 2'd2)
     $display("Test %0d", cases);
     $display("Read Test");
     stim.display();
```

```
if (((stim.ADDR >> stim.SIZE) + (stim.LEN + 1)) >= 1024)
begin
    if (actual response == expected response)
     pass++;
     $display("Test %0d PASSED", cases);
     $display("Read Operation passed");
     $display("Expected response: %2b, Actual response: %2b",
               expected response, actual response);
   end else
     fail++;
     $display("Test %0d FAILED - Data|Resopnse mismatch", cases);
      $display("Read Operation failed");
     $display("Expected response: %2b, Actual response: %2b",
               expected_response, actual_response);
   end
   $display("");
   return;
end else
begin
  if (actual queue.size() != expected queue.size())
  fail++;
  $display("Test %0d FAILED - Queue size mismatch", cases);
  $display("Read Operation failed");
  $display("Expected size: %0d, Actual size: %0d",
           expected_queue.size(), actual_queue.size());
  $display("");
  return;
```

```
if ((actual_queue == expected_queue) && (actual_response == expected_response))
begin

pass++;
$display("Test %0d PASSED", cases);
$display("Read Operation passed");
$display("Expected response: %2b, Actual response: %2b",

end else
begin

fail++;
$display("Test %0d FAILED - Data|Resopnse mismatch", cases);
$display("Read Operation failed");
$display("Read Operation failed");
$display("Read Operation failed");
$display("Expected response: %2b, Actual response: %2b",

| | expected_response, actual_response);

if (actual_response != expected_response)
begin

$display("Expected response: %2b, Actual response: %2b",

| | expected_response, actual_response: %2b",

| expected_response, actual_response; %2b",

| expected_response, actual_response, actual_response; %2b",

| expected_response, actual_response, actual_response, actual_response, actual_response, actual_response, actual_response, actual_response, actual_response, actual_response, actual_respo
```

5. Assertions

```
nodule axi4_assert (axi4_interface.dut inter);
 property reset_awready;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.AWREADY == 1'b1;
 A_RESET_AWREADY: assert property (reset_awready)
| else $error("AWREADY not initialized to 1 after reset");
 C_RESET_AWREADY: cover property (reset_awready);
 property reset_wready;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.WREADY == 1'b0;
 endproperty
 A_RESET_WREADY: assert property (reset_wready)
  else $error("WREADY not initialized to 0 after reset");
 C_RESET_WREADY: cover property (reset_wready);
 property reset_bvalid;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.BVALID == 1'b0;
 A_RESET_BVALID: assert property (reset_bvalid)
  else $error("BVALID not initialized to 0 after reset");
 C_RESET_BVALID: cover property (reset_bvalid);
 property reset_arready;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.ARREADY == 1'b1;
 endproperty
 A RESET ARREADY: assert property (reset arready)
 else $error("ARREADY not initialized to 1 after reset");
 C_RESET_ARREADY: cover property (reset_arready);
 property reset_rvalid;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.RVALID == 1'b0;
 endproperty
 A_RESET_RVALID: assert property (reset_rvalid)
 else $error("RVALID not initialized to 0 after reset");
 C_RESET_RVALID: cover property (reset_rvalid);
```

```
property reset_rlast;
  @(posedge inter.ACLK) !inter.ARESETn |-> inter.RLAST == 1'b0;
A_RESET_RLAST: assert property (reset_rlast)
 else $error("RLAST not initialized to 0 after reset");
C_RESET_RLAST: cover property (reset_rlast);
property awready deassert;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.AWVALID && inter.AWREADY) |=> !inter.AWREADY;
endproperty
A_AWREADY_DEASSERT: assert property (awready_deassert)
else $error("AWREADY should deassert after address handshake");
C_AWREADY_DEASSERT: cover property (awready_deassert);
property awaddr_stable;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.AWVALID && !inter.AWREADY |=> $stable(inter.AWADDR);
endproperty
A_AWADDR_STABLE: assert property (awaddr_stable)
  else $error("AWADDR must remain stable when AWVALID is high");
C_AWADDR_STABLE: cover property (awaddr_stable);
property awlen_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.AWVALID && !inter.AWREADY |=> $stable(inter.AWLEN);
A_AWLEN_STABLE: assert property (awlen_stable)
 else $error("AWLEN must remain stable when AWVALID is high");
C_AWLEN_STABLE: cover property (awlen_stable);
```

```
roperty awsize_stable;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.AWVALID && !inter.AWREADY |=> $stable(inter.AWSIZE);
A_AWSIZE_STABLE: assert property (awsize_stable)
 else $error("AWSIZE must remain stable when AWVALID is high");
C_AWSIZE_STABLE: cover property (awsize_stable);
property wdata_stable;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.WVALID && !inter.WREADY |=> $stable(inter.WDATA);
endproperty
A WDATA STABLE: assert property (wdata stable)
 else $error("WDATA must remain stable when WVALID is high");
C_WDATA_STABLE: cover property (wdata_stable);
property wlast on last beat;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.WVALID && inter.WREADY && inter.WLAST) |=> !inter.WREADY;
A_WLAST_LAST_BEAT: assert property (wlast_on_last_beat)
else $error("WREADY should deassert after WLAST");
C_WLAST_LAST_BEAT: cover property (wlast_on_last_beat);
property write_order;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
 $rose(inter.BVALID) |-> $past(inter.WVALID && inter.WREADY && inter.WLAST);
A_WRITE_ORDER_DATA_RESP: assert property (write_order)
else $error("Write response cannot start without data completion");
C_WRITE_ORDER_DATA_RESP: cover property (write_order);
```

```
BVALID should be asserted after write data completion
property bvalid_after_wlast;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.WVALID && inter.WREADY && inter.WLAST) |=> inter.BVALID;
A BVALID AFTER_WLAST: assert property (bvalid_after_wlast)
else $error("BVALID should be asserted after WLAST handshake");
C_BVALID_AFTER_WLAST: cover property (bvalid_after_wlast);
// BVALID should remain stable until BREADY
property bvalid_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.BVALID && !inter.BREADY |=> inter.BVALID;
A BVALID STABLE: assert property (bvalid stable)
 else $error("BVALID must remain stable until handshake");
C_BVALID_STABLE: cover property (bvalid_stable);
property bresp stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.BVALID && !inter.BREADY |=> $stable(inter.BRESP);
A_BRESP_STABLE: assert property (bresp_stable)
 else $error("BRESP must remain stable when BVALID is high");
C_BRESP_STABLE: cover property (bresp_stable);
// BVALID should deassert after handshake
property bvalid_deassert;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.BVALID && inter.BREADY) |=> !inter.BVALID;
A_BVALID_DEASSERT: assert property (bvalid_deassert)
| else $error("BVALID should deassert after response handshake");
C_BVALID_DEASSERT: cover property (bvalid_deassert);
```

```
property arready_deassert;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.ARVALID && inter.ARREADY) |=> !inter.ARREADY;
A_ARREADY_DEASSERT: assert property (arready_deassert)
| else $error("ARREADY should deassert after address handshake");
C_ARREADY_DEASSERT: cover property (arready_deassert);
property araddr stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.ARVALID && !inter.ARREADY |=> $stable(inter.ARADDR);
A_ARADDR_STABLE: assert property (araddr_stable)
 else $error("ARADDR must remain stable when ARVALID is high");
C_ARADDR_STABLE: cover property (araddr_stable);
property arlen stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.ARVALID && !inter.ARREADY |=> $stable(inter.ARLEN);
endproperty
A_ARLEN_STABLE: assert property (arlen_stable)
 else $error("ARLEN must remain stable when ARVALID is high");
C_ARLEN_STABLE: cover property (arlen_stable);
property arsize stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.ARVALID && !inter.ARREADY |=> $stable(inter.ARSIZE);
A_ARSIZE_STABLE: assert property (arsize_stable)
 else $error("ARSIZE must remain stable when ARVALID is high");
C ARSIZE STABLE: cover property (arsize stable);
```

```
// RVALID should be asserted after read address
property rvalid after araddr;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  (inter.ARVALID && inter.ARREADY) |-> ##[1:3] inter.RVALID;
A_RVALID_AFTER_ARADDR: assert property (rvalid_after_araddr)
| else $error("RVALID should be asserted within 3 cycles after read address");
C_RVALID_AFTER_ARADDR: cover property (rvalid_after_araddr);
property rvalid_stable;
@(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.RVALID && !inter.RREADY |=> inter.RVALID;
endproperty
A_RVALID_STABLE: assert property (rvalid_stable)
 else $error("RVALID must remain stable until handshake");
C_RVALID_STABLE: cover property (rvalid_stable);
// RRESP should remain stable when RVALID is high
property rresp_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.RVALID && !inter.RREADY |=> $stable(inter.RRESP);
A RRESP STABLE: assert property (rresp_stable)
 else $error("RRESP must remain stable when RVALID is high");
C_RRESP_STABLE: cover property (rresp_stable);
property rlast_stable;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.RVALID && !inter.RREADY |=> $stable(inter.RLAST);
endproperty
A_RLAST_STABLE: assert property (rlast_stable)
 else $error("RLAST must remain stable when RVALID is high");
C_RLAST_STABLE: cover property (rlast_stable);
```


```
property bresp_valid_values;
  @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.BVALID |-> (inter.BRESP == 2'b00 || inter.BRESP == 2'b10);
endproperty
A BRESP VALID VALUES: assert property (bresp valid values)
 else $error("Invalid BRESP value: %b", inter.BRESP);
C_BRESP_VALID_VALUES: cover property (bresp_valid_values);
property rresp valid values;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
  inter.RVALID |-> (inter.RRESP == 2'b00 || inter.RRESP == 2'b10);
A_RRESP_VALID_VALUES: assert property (rresp_valid_values)
else serror("Invalid RRESP value: %b", inter.RRESP);
C_RRESP_VALID_VALUES: cover property (rresp_valid_values);
property write_boundary;
 @(posedge inter.ACLK) disable iff (!inter.ARESETn)
   (((inter.AWADDR & 16'h0FFF) + ((inter.AWLEN + 1) << inter.AWSIZE)) > 16'h0FFF))
  |-> inter.BRESP == 2'b10;
endproperty
A_WRITE_BOUNDARY_ERROR: assert property (write_boundary)
| else $error("4KB boundary crossing should result in SLVERR");
C_WRITE_BOUNDARY_ERROR: cover property (write_boundary);
```

```
// Out of memory range should result in SLVERR for write
        property write_range;
          @(posedge inter.ACLK) disable iff (!inter.ARESETn)
          (inter.BVALID && ((inter.AWADDR >> 2) >= 1024))
          |-> inter.BRESP == 2'b10;
        endproperty
        A_WRITE_RANGE_ERROR: assert property (write_range)
          else $error("Out of range write should result in SLVERR");
        C_WRITE_RANGE_ERROR: cover property (write_range);
        property read_boundary;
          @(posedge inter.ACLK) disable iff (!inter.ARESETn)
          (inter.RVALID &&
          (((inter.ARADDR & 16'h0FFF) + ((inter.ARLEN + 1) << inter.ARSIZE)) > 16'h0FFF))
          |-> inter.RRESP == 2'b10;
        A_READ_BOUNDARY_ERROR: assert property (read_boundary)
         else $error("4KB boundary crossing should result in SLVERR for read");
        C_READ_BOUNDARY_ERROR: cover prope
                                           ty (read boundary);
        property read_range;
          @(posedge inter.ACLK) disable iff (!inter.ARESETn)
          (inter.RVALID && ((inter.ARADDR >> 2) >= 1024))
          |-> inter.RRESP == 2'b10;
       A_READ_RANGE_ERROR: assert property (read_range)
         else $error("Out of range read should result in SLVERR");
       C_READ_RANGE_ERROR: cover property (read_range);
274 endmodule
```


IV. System Results

```
# TIME: $0t
                     889570840
# Test 163199
# Write Test
# ADDR = 4092, LEN = 128, SIZE = 2, Memory Access = 1152
# Delays - AW:7, W:0, B:6, AR:0, R:3
# Test 163199 PASSED
# write Operation passed
# TIME: $0t
                    889571520
# Test 163200
# ADDR = 4092, LEN = 0, SIZE = 2, Memory Access = 1024
# Delays - AW:1, W:5, B:1, AR:7, R:0
# Test 163200 PASSED
# write Operation passed
# === Final Results ===
# Number of tests: 163200, Passed: 163200, Failed: 0
# Coverage achieved: 100.0%
# ** Note: $stop : Axi4_test.sv(79)
    Time: 889572180 ns Iteration: 0 Instance: /top/tb
# Break in Module Axi4 test at Axi4 test.sv line 79
```

A Cover Directives										=======================================		
Name Language Enabled	og Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
↓ /top/check/C_RESE SVA	Off	1 1	Unli	1	100%		-	0	80	15000 ps	1	
	Off	1 1	Unli	1	100%		'	0	80	15000 ps	1	
▲ /top/check/C_RESE SVA	Off	1 1	Unli	1	100%		'	0	80	15000 ps	1	
	Off	1 1	Unli	1	100%		V	0	80	15000 ps	1	
	Off	1 1	Unli	1	100%		-	0	80	15000 ps	1	
/top/check/C_RESE SVA	Off	1 1	Unli	1	100%		■	0	80	15000 ps	1	
🙏 /top/check/C_AWR SVA	Off 8152	3 1	Unli	1	100%		■	0	80	26065000 ps	81528	
× 1	Off032	1	Unli	1	100%		■ ✓	0	160	26085000 ps	1549032	
× 1	Off032	1	Unli	1	100%		1	0	160	26085000 ps	1549032	
× 1	Off032		Unli	1	100%		1	0	160	26085000 ps		
🙏 /top/check/C_WDA SVA	Off032	1	Unli	1	100%		■ ✓	0	160	33545000 ps	1549032	
	Off 8152	-	Unli	1	100%		- ✓	0	80	33525000 ps	81528	
	Off 8152	3 1	Unli	1	100%		■ ✓	0	80	33535000 ps	81528	
× 1	Off 8152	3 1	Unli	1	100%		- ✓	0	80	33525000 ps	81528	
🙏 /top/check/C_BVAL SVA 🗸	Off592	1	Unli	1	100%		■ ✓	0	160	33545000 ps	1976592	
	Off592	1	Unli	1	100%		■ ✓	0	160	33545000 ps	1976592	
× 1[1	Off 8152	-	Unli	1	100%		- ✓	0	80	33765000 ps	81528	
	Off 8167	2 1	Unli	1	100%		■ ✓	0	80	55000 ps	81672	
	Off768	1	Unli	1	100%		■ ✓	0	160	75000 ps	1551768	
× 1	Off768	1	Unli	1	100%		- ✓	0	160	75000 ps	1551768	
🙏 /top/check/C_ARSI SVA	Off768		Unli	1	100%		■	0	160	75000 ps	1551768	
× 1	Off 8167	2 1	Unli	1	100%		■ ✓	0	80	55000 ps	81672	
× 1	Off583		Unli	1	100%		- ✓	0	160	95000 ps	37606583	
🙏 /top/check/C_RRE SVA 🧳	Off583	1	Unli	1	100%		■	0	160	95000 ps	37606583	
× 1	Off583	1	Unli	1	100%		•	0	160	95000 ps	37606583	
× 1	Off120	_	Unli	1	100%		1	0	80	33535000 ps	2058120	
↓ /top/check/C_RRE SVA	Off295	1	Unli	1	100%		•	0	80	85000 ps	47954295	
× 1.0510.00010	Off 45168	1	Unli	1	100%		-	0	80	554518235000 ps	545168	
▲ /top/check/C_WRI SVA	Off 75361	1	Unli	1	100%		ľ	0	80	554500615000 ps	475361	
↓ /top/check/C_REA SVA	Off652	1	Unli	1	100%		Ĭ.	0	80	554519425000 ps	14467652	
🛕 /top/check/C_REA SVA 🗸	Off507	1	Unli	1	100%		•	0	80	554501825000 ps	12091507	



Function coverage



Code coverage

```
FSM Coverage:
   Enabled Coverage
                          Bins
                                  Hits Misses Coverage
                                        0 100.00%
3 70.00%
   FSM States
   FSM Transitions
                            10
FSM Coverage for instance /top/dut --
FSM_ID: write_state
   Current State Object : write state
   State Value MapInfo:
Line State Name
                             Value
          W_IDLE
W_ADDR
                               0
1
104
120
125
            W DATA
                                2
125 W_DATA
147 W_RESP
   Covered States :
              State
                          Hit count
             W_IDLE
                             21003
                             21000
             W_ADDR
                             21000
             W_DATA
             W RESP
                              21000
   Covered Transitions :
Line
            Trans_ID
                           Hit_count
                                          Transition
116
                              21000
                                          W IDLE -> W ADDR
```

• **Comment**: Fsm Transitions has 70% coverage as it doesn't handle moving from data to addr or from resp to data or addr.

Statement Cover	age:					
Enabled Coverage		Bins	Hits	Misses	Coverage	
Statements		83	83	0	100.00%	
=========	-=======	====Statement	Details=	======		=======
Ct.t.						
Statement Cover	age for insta	ance /top/aut -				
Line	Item		Count	Source		
EINC						
File axi4.sv						
24	1		3			
25	1		3			
28	1		20457			
29	1		20457			
32	1	1	1905673			
33	1	1	1905673			
62	1	21	1422144			
65	1		2			
66	1		2			
67	1		2			
68	1		2			
70	1		2			
71	1		2			

```
=== Instance: /top/dut
=== Design Unit: work.axi4
Branch Coverage:
 Enabled Coverage
                  Bins Hits Misses Coverage
                   35 35 0 100.00%
  Branches
Branch Coverage for instance /top/dut
  Line
         Item
                        Count
                              Source
 File axi4.sv
------IF Branch------
               21422144 Count coming in to IF
2
  63
  63
                      21422142
Branch totals: 2 hits of 2 branches = 100.00%
  -----CASE Branch------
                       21422142
                              Count coming in to CASE
  104
                       11875720
                        21000
                       8959065
  147
                       566356
  155
Branch totals: 5 hits of 5 branches = 100.00%
-----IF Branch-----
  109
                       11875720 Count coming in to IF
  109
                        21000
                       11854720 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

```
------
Toggle Coverage:
   Enabled Coverage
                                  Hits Misses Coverage
   Toggles
                                          25 90.80%
Toggle Coverage for instance /top/inter --
                                    Node 1H->0L 0L->1H "Coverage"
                              ARADDR[1-0] 0 0 0.00
ARSIZE[2-0] 0 0 0.00
AWADDR[1-0] 0 0 0.00
AWSIZE[2-0] 0 0 0.00
BRESP[0] 0 0 0.00
RRESP[1] 0 1 50.00
RRESP[0] 0 0 0.00
Total Node Count
                       136
Toggled Node Count =
                       123
Untoggled Node Count =
Toggle Coverage = 90.80% (247 of 272 bins)
```

• Comment: Toggle 90% coverage as resp is always 0 or 2, so the first bit doesn't toggle, and size is always 2, so it doesn't toggle, and the first 2 bits of addr are always 0 also.

```
Condition Coverage:
   Enabled Coverage
                              Bins Covered
                                              Misses Coverage
   Conditions
                                       18
                                                     78.26%
Condition Coverage for instance /top/dut --
 File axi4.sv
-----Focused Condition View----
Line 109 Item 1 (inter.AWVALID && inter.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
    Input Term Covered Reason for no coverage Hint
 inter.AWVALID Y
inter.AWREADY N '_0' not hit Hit '_0'
                                Non-masking condition(s)
    Rows: Hits FEC Target
 Row 1: 1 inter.AWVALID_0 -
Row 2: 1 inter.AWVALID_1 inter.AWREADY
Row 3: ***0*** inter.AWREADY_0 inter.AWVALID
Row 4: 1 inter.AWREADY_1 inter.AWVALID
      ------Focused Condition View------
Line 126 Item 1 (inter.WVALID && inter.WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
   Input Term Covered Reason for no coverage Hint
 inter.WVALID
              Y
N '_0' not hit
                                             Hit '_0'
 inter.WREADY
             Hits FEC Target
                                       Non-masking condition(s)
```

```
-----Focusea condition view---
Line 109 Item 1 (inter.AWVALID && inter.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
     Input Term Covered Reason for no coverage Hint
  inter.AWVALID Y
  inter.AWREADY
                      N '_0' not hit
                                                         Hit ' 0'
     Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 inter.AWVALID_0 -
Row 2: 1 inter.AWVALID_1 inter.AWREADY
Row 3: ***0*** inter.AWREADY_0 inter.AWVALID
Row 4: 1 inter.AWREADY_1 inter.AWVALID
   -----Focused Condition View------
Line 126 Item 1 (inter.WVALID && inter.WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%
    Input Term Covered Reason for no coverage Hint
  inter.WVALID Y
                       N '_0' not hit Hit_'0'
  inter.WREADY
     Rows: Hits FEC Target Non-masking condition(s)

        Row
        1:
        1 inter.WVALID_0
        -

        Row
        2:
        1 inter.WVALID_1
        inter.WREADY

        Row
        3:
        ***0*** inter.WREADY_0
        inter.WVALID

        Row
        4:
        1 inter.WREADY_1
        inter.WVALID

  -----Focused Condition View-----
Line 127 Item 1 (write addr valid && ~write boundary cross)
Condition totals: 2 of 2 input terms covered = 100.00%
 -----Focused Condition View------
     134 Item 1 (inter.WLAST || (write_burst_cnt == 0))
Condition totals: 1 of 2 input terms covered = 50.00%
```

• **Comment**: condition coverage has only 78.26% because we sample only input values, not output as AWREADY and WREADY, we don't change the values of these signals, which causes not all conditions to be hit.

V. Run.do

```
vlib work
vlog *.sv
sim -assertdebug +acc -voptargs=+acc work.top
do wave.do

run -all
7
```

```
vlib work
vlog *.*v +cover -covercells
vsim work.top -cover
coverage save -onexit cov.ucdb -du work.axi4
add wave -radix hex /top/dut/*
run -all
coverage report -details -output cov_report.txt
```