

Design and Implementation of an 8-Bit Microprocessor Using VHDL

Made by:

Ahmed Tawfik AbdAllah

Abdelrahman Ahmed Esmat

Under supervision of : Dr/ Mohamed Youssef

Group Number:

S25-B6-FPGA-G5-E

1. Abstract

This project presents the design and implementation of a simple 8-bit microprocessor using Hardware Description Languages (VHDL). The processor is composed of fundamental modules including a Program Counter, Instruction Register, Controller, Register File, Arithmetic Logic Unit (ALU), and Data Memory.

The ALU is implemented to perform arithmetic and logical operations such as addition, subtraction, multiplication, division, AND, OR, NAND, and XOR, with status flags for zero, parity, and overflow detection. The remaining components are implemented to handle instruction fetching, decoding, execution control, and data storage.

The microprocessor operates on an instruction set stored in the instruction register and sequentially executes instructions by incrementing the program counter. Data transfer between registers, ALU, and memory is managed by the controller based on the opcode.

2. Introduction

Microprocessors are the heart of modern digital systems, capable of performing arithmetic, logical, and control operations to execute programmed instructions. They are widely used in embedded systems, communication devices, and computing applications. Understanding how a microprocessor works at the hardware level is essential for students and engineers in the field of digital electronics and computer architecture.

This project focuses on the design and implementation of a simple 8-bit microprocessor using Hardware Description Languages (VHDL for control and structural modules). The microprocessor is designed to execute a small set of predefined instructions, enabling operations such as addition, subtraction, multiplication, division, and bitwise logic.

The system consists of key modules — Program Counter (PC), Instruction Register (IR), Controller, Register File, Arithmetic Logic Unit (ALU), and Data Memory — interconnected to form a functional processing unit. The Program Counter generates instruction addresses, the Instruction Register holds the current instruction, and the Controller decodes it to generate control signals for the ALU, registers, and memory. The Register File stores operand, the ALU executes the operations, and the Data Memory stores results or retrieves data when needed.


This project not only demonstrates the fundamental working of a processor but also serves as a practical exercise in digital design, combining multiple HDL modules into a fully functional system. The modular approach facilitates testing and provides a foundation for future scalability, such as expanding the instruction set or increasing data width.

3. System Overview


The designed 8-bit microprocessor follows a simple **fetch—decode—execute** cycle. It consists of interconnected modules that collectively fetch instructions from memory, decode them, execute the required operations, and store the results.

The main modules are:

- 1. **Program Counter (PC)** Generates the address of the next instruction to be executed.
- 2. Instruction Register (IR) Holds the current instruction fetched from program memory.
- 3. **Controller** Decodes the instruction and generates control signals for the other modules.
- 4. Register File (RF) Stores temporary data and operands for the ALU.
- 5. Arithmetic Logic Unit (ALU) Performs arithmetic and logical operations based on the control signals.
- 6. **Data Memory** Stores data and the results of ALU operations.
- 7. Interconnection Logic (Top Module) Connects all modules and manages data flow.



3.1 ALU (Arithmetic Logic Unit)



Function:

Performs arithmetic and logical operations on two 8-bit inputs based on the control signal.

Inputs:

- a, b Operands.
- ALU_Sel Selects operation (ADD, SUB, MUL, DIV, AND, OR, NAND, XOR).

Outputs:

- ALU Out Result of the operation.
- Parity High if result has even parity.
- Overflow High if arithmetic overflow occurs.

Operation:

- Uses a case statement to select the required operation.
- Updates status flags after each operation.

Note: We have made the Alu by structural interpretation

3.1.1 ALU Building blocks

-- 8-Bit Full Adder

```
ENTITY Eight_Bit_Full_Adder IS
                       : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- Inputs
                       : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); -- Sum output
: OUT STD_LOGIC; -- Carry out
         sum
                        : OUT STD_LOGIC;
                                                              -- Overflow flag
         Overflow_Flag : OUT STD_LOGIC
     END Eight_Bit_Full_Adder;
     ARCHITECTURE arch OF Eight_Bit_Full_Adder IS
      COMPONENT FULL_ADDER
           a, b, cin : IN STD_LOGIC;
           sum, cout : OUT STD_LOGIC
       END COMPONENT;
26
       SIGNAL c : STD_LOGIC_VECTOR(6 DOWNTO 0);
       SIGNAL Sum_Out : STD_LOGIC_VECTOR(7 DOWNTO 0);
       FULL_ADDER0: FULL_ADDER PORT MAP(a(0), b(0), '0' , Sum_Out(0), c(0));
        \begin{tabular}{lllll} FULL\_ADDER1: FULL\_ADDER PORT MAP(a(1), b(1), c(0), Sum\_Out(1), c(1)); \\ \end{tabular} 
       FULL_ADDER2: FULL_ADDER PORT MAP(a(2), b(2), c(1), Sum_Out(2), c(2));
       FULL_ADDER3: FULL_ADDER PORT MAP(a(3), b(3), c(2), Sum_Out(3), c(3));
       FULL_ADDER4: FULL_ADDER PORT MAP(a(4), b(4), c(3), Sum_Out(4), c(4));
       FULL_ADDER5: FULL_ADDER PORT MAP(a(5), b(5), c(4), Sum_Out(5), c(5));
       FULL_ADDER6: FULL_ADDER PORT MAP(a(6), b(6), c(5), Sum_Out(6), c(6));
       FULL_ADDER7: FULL_ADDER PORT MAP(a(7), b(7), c(6), Sum_Out(7), cout);
       sum <= Sum_Out;</pre>
       -- Overflow detection for signed numbers
       Overflow_Flag <= (a(7) AND b(7) AND NOT Sum_Out(7)) OR
                        (NOT a(7) AND NOT b(7) AND Sum_Out(7));
```

Purpose: Adds two 8-bit numbers and b.

How it works:

- Internally uses 8 single-bit FULL_ADDER units connected in ripple-carry style.
- First full adder takes cin = '0'.
- Carry from each bit is passed to the next stage.
- Produces:
 - o sum \rightarrow the 8-bit result.

- o cout → final carry out.
- o Overflow Flag → detects signed overflow (different from carry)

-- 8_Bit_Subtractor

```
entity Eight Bit Subtractor is
      port (
                      : in std_logic_vector(7 downto 0); -- Inputs
         a, b
                      : out std_logic_vector(7 downto 0); -- Subtraction result
         sub
         cout
                     : out std logic;
                                                           -- Overflow flag
       Overflow_Flag : out std_logic
11
    end Eight_Bit_Subtractor;
12
13
    architecture arch of Eight Bit Subtractor is
14
15
      component FULL_ADDER
16
        port (
17
          a, b, cin : in std logic;
18
           sum, cout : out std_logic
        );
      end component;
      signal c
                        : std_logic_vector(6 downto 0); -- Internal carries
      signal Sub Out : std logic_vector(7 downto 0); -- Internal result
23
      signal b_inverted : std_logic_vector(7 downto 0); -- NOT(B)
24
26
    begin
27
      b inverted <= not b;</pre>
30
31
      FULL_ADDER0: FULL_ADDER port map(a(0), b_inverted(0), '1', Sub_Out(0), c(0));
      FULL_ADDER1: FULL_ADDER port map(a(1), b_inverted(1), c(0), Sub_Out(1), c(1));
33
      FULL_ADDER2: FULL_ADDER port map(a(2), b_inverted(2), c(1), Sub_Out(2), c(2));
      FULL ADDER3: FULL_ADDER port map(a(3), b_inverted(3), c(2), Sub_Out(3), c(3));
      FULL ADDER4: FULL ADDER port map(a(4), b inverted(4), c(3), Sub Out(4), c(4));
      FULL_ADDER5: FULL_ADDER port map(a(5), b_inverted(5), c(4), Sub_Out(5), c(5));
      FULL_ADDER6: FULL_ADDER port map(a(6), b_inverted(6), c(5), Sub_Out(6), c(6));
38
      FULL_ADDER7: FULL_ADDER port map(a(7), b_inverted(7), c(6), Sub_Out(7), cout);
39
      sub <= Sub Out;
43
      -- Overflow detection for subtraction (signed numbers)
44
      Overflow_Flag \leftarrow (a(7) xor b(7)) and (Sub_Out(7) xor a(7));
```

Purpose: Subtracts b from a (a - b).

How it works:

• Uses two's complement subtraction: invert b and add 1.

- Internally uses the same FULL ADDER ripple style.
- Produces:
 - \circ sub \rightarrow the subtraction result.
 - \circ cout \rightarrow carry out.
 - o Overflow Flag → detects signed subtraction overflow.

-- 8_Bit_Multiplier

```
entity Eight_Bit_Multiplier is
    port(
        a, b : in std_logic_vector(7 downto 0);
product : out std_logic_vector(15 downto 0);
        Overflow_Flag : out std_logic
end entity;
architecture Structural of Eight_Bit_Multiplier is
    signal temp_prod : unsigned(15 downto 0) := (others => '0');
begin
    process(a, b)
        variable A_unsigned : unsigned(7 downto 0);
        variable B_unsigned : unsigned(7 downto 0);
        variable prod
                           : unsigned(15 downto 0);
    begin
        A_unsigned := unsigned(a);
        B_unsigned := unsigned(b);
        prod := (others => '0');
             if B_{unsigned(i)} = '1' then
                 prod := prod + (A_unsigned sll i);
            end if;
        end loop;
        temp_prod <= prod;
    Overflow_Flag <= '1' when temp_prod(15 downto 8) /= "000000000" else '0';</pre>
    product <= std_logic_vector(temp_prod);</pre>
end architecture;
```

How the ALU Works (Step-by-Step)


Step 1 – Inputs

- You feed:
 - \circ A \rightarrow 8-bit operand 1.
 - \circ B \rightarrow 8-bit operand 2.
 - \circ ALU_SEL \rightarrow 3-bit control code telling the ALU which operation to do.

Step 2 – Parallel Processing

- Regardless of ALU_SEL, all components run in parallel:
 - o **Adder** calculates A + B.
 - Subtractor calculates A- B.
 - o **Multiplier** calculates A × B.
 - o AND, OR, XOR calculate their respective bitwise results.

3.2 Data Memory



Function:

Stores program data and allows reading/writing during execution.

Inputs:


- addr Memory address.
- data_in Data to write.
- Mem_write Write enable.
- Mem_read Read enable.
- clk.

Outputs:

• data_out – Data read from memory.

- On clk rising edge and Mem_write = 1, store data_in into memory at addr.
- On Mem_read = 1, output stored data at addr.

3.3 Register File (RF)



Function:

Stores operands and results for processor operations.

Inputs:


- write_data Data to be written.
- reg_write Address of register to write.
- reg_read1, reg_read2 Addresses of registers to read.
- write en Enables register writing.
- clk, reset.

Outputs:

• read_data1, read_data2 – Data from the selected registers.

- Synchronous write: On clk rising edge, if write_en = 1, store write_data into reg_write.
- Asynchronous read: Output read_data1 and read_data2 based on reg_read1 and reg_read2.

3.4 Instruction Register (IR)



Function:

Holds the current instruction fetched from memory and provides the opcode and operand fields to the Controller.

Inputs:


- clk Clock signal.
- reset Clears the register.
- IR_in Instruction fetched from memory.
- load Enables loading of a new instruction.

Outputs:

- opcode Operation code (upper bits of instruction).
- operands Address/register selection bits (lower bits of instruction).

- On reset, clear the register.
- On rising edge of clk and load = 1, store IR in.
- Split stored instruction into opcode and operands.

3.5 Program Counter (PC)



Function:

The Program Counter generates the address of the next instruction to be fetched from memory. It increments sequentially after each instruction fetch or loads a new address during branch/jump instructions (if implemented).

Inputs:


- clk Clock signal for synchronous updates.
- reset Resets the counter to zero.
- PC_in New address to load (for branching/jumping).
- PC load Control signal to load a new address.

Outputs:

• PC_out – Current instruction address.

- On reset, PC_out is set to 0.
- On each clock cycle, if PC_load is 1, load PC_in; otherwise, increment PC_out by 1.

3.6 Controller



Function:

Decodes the opcode and generates control signals for the ALU, Register File, Data Memory, and PC.

Inputs:

- opcode From IR.
- clk, reset System control signals.

Outputs:

- ALU control Selects the ALU operation.
- Reg_write_en Enables writing to the Register File.
- Mem_read, Mem_write Memory control.
- PC_load Enables PC to load a new address.

- On each clock cycle, reads opcode and sets control signals accordingly.
- Implements a simple finite state machine (FSM) for the fetch–decode–execute cycle.


3.7 Top_Module (MIPS_Top)

Function:

Integrates all components into a complete microprocessor.

Connections:

- PC outputs address to instruction memory.
- Instruction Memory outputs instruction to IR.
- IR outputs opcode to Controller and operand addresses to Register File.
- Register File outputs operands to ALU.
- ALU outputs results to Register File or Data Memory.
- Controller generates control signals for all modules.



4. VHDL codes

4.1 ALU

```
entity ALU is
    port (
                   : in std_logic_vector(7 downto 0);
        В
                   : in std_logic_vector(7 downto 0);
        ALU_SEL : in std_logic_vector(2 downto 0); -- 000=ADD, 00
        ALU_OUT : out std_logic_vector(7 downto 0);
        CarryOut
                   : out std logic;
        Parity_Out : out std_logic; -- renamed from Parity_Flag to av
        Overflow : out std logic
end entity ALU;
architecture Structural of ALU is
    -- Component Declarations
    component Eight Bit Full Adder
            a, b
                     : in std_logic_vector(7 downto 0);
            sum : out std_logic_vector(7 downto 0);
cout : out std_logic;
           Overflow_Flag : out std_logic
        );
    end component;
    component Eight_Bit_Subtractor
        port (
                      : in std_logic_vector(7 downto 0);
            a, b
                         : out std logic vector(7 downto 0);
            sub
                         : out std_logic;
            Overflow Flag : out std logic
        );
    end component;
    component Eight Bit Multiplier
        port (
            a, b : in std_logic_vector(7 downto 0);
product : out std_logic_vector(15 downto 0);
            Overflow_Flag : out std_logic
        );
    end component;
    component Eight_Bit_AND
           A, B : in std_logic_vector(7 downto 0);
           C : out std logic vector(7 downto 0)
    end component;
```

```
-- ALU Operation Selection
process(ALU_SEL, add_res, sub_res, mul_res, and_res, or_res, xor_res,
       add_cout, sub_cout, add_overflow, sub_overflow, mul_overflow)
   -- Default outputs
   result <= (others => '0');
   CarryOut <= '0';
   Overflow <= '0';
   case ALU SEL is
       when "001" => -- ADD
           result <= add res;
           CarryOut <= add cout;
            Overflow <= add_overflow;
       when "010" => -- SUB
           result <= sub res;
           CarryOut <= sub_cout;</pre>
           Overflow <= sub_overflow;
       when "011" => -- MUL
            result <= mul res(7 downto 0); -- lower 8 bits
           Overflow <= mul_overflow;
       when "100" => -- AND
            result <= and res;
       when "101" => -- OR
           result <= or_res;
       when "110" => -- XOR
           result <= xor res;
       when others =>
           result <= (others => '0');
   end case;
end process;
-- Output assignments
       <= result;
ALU_OUT
Parity_Out <= parity_sig;</pre>
```

4.2 Data Memory

```
library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.numeric std.all;
    entity Data Memo is
         port ( wr_en: in std_logic ;
                 rd en: in std logic;
                 addr : in std logic vector (4 downto 0);
                 data_in : in std_logic_vector (7 downto 0);
11
                 CLK : in std logic ;
12
                 RST : in std logic ;
13
                 data_out : out std_logic_vector (7 downto 0) );
14
    end entity;
15
16
17
18
    architecture behavioral of Data_Memo is
19
20
    type memo_type is array (0 to 31) of std_logic vector (7 downto 0);
21
    signal memo : memo_type := (others => (others => '0'));
23
24
25
        begin
26
27
             process (CLK , RST)
28
             begin
29
                 if (RST = '1') then
30
                     memo <= (others => (others => '0'));
31
                     data_out <= (others => '0');
32
33
                 elsif (rising_edge (CLK)) then
34
                     if (wr_en = '1' and rd_en = '0') then
35
                         memo (to_integer (unsigned (addr))) <= data_in;</pre>
36
37
                     elsif (rd_en ='1' and wr_en = '0') then
38
                         data_out <= memo (to_integer (unsigned (addr)));</pre>
39
40
                     end if;
41
42
                 end if;
43
44
             end process;
45
46
47
    end architecture:
```

4.3 Register File

```
library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.numeric std.all;
    entity Reg_File is
         port(
             write data : in std logic vector (7 downto 0);
             reg_write : in std_logic_vector (1 downto 0);
             reg_read1 : in std_logic_vector (1 downto 0);
             reg_read2 : in std_logic_vector (1 downto 0);
11
             write en : in std logic;
12
                        : in std logic;
             CLK
13
             read_data1 : out std_logic_vector (7 downto 0);
             read_data2 : out std_logic_vector (7 downto 0)
         );
17
    end entity;
    architecture behavioral of Reg File is
        -- 4 registers of 8 bits each
         type reg file type is array (0 to 3) of std_logic_vector(7 downto 0);
21
22
23
         -- Initialize: reg0=3, reg1=2, others zero
         signal reg comb : reg file type := (
25
             0 => (others => '0'), -- 3
             1 => "00000011", -- 2
27
             2 => "00000010",
             3 => (others => '0')
             );
    begin
         -- Combinational read
         read data1 <= reg comb(to integer(unsigned(reg read1)));</pre>
         read data2 <= reg comb(to integer(unsigned(reg read2)));</pre>
         -- Write on rising edge if enabled
         process (CLK)
         begin
             if rising edge(CLK) then
                 if (write_en = '1') then
                     reg comb(to integer(unsigned(reg write))) <= write data;</pre>
                 end if;
42
             end if:
         end process;
    end architecture:
```

4.4 Instruction Register

```
library IEEE;
   use IEEE.std_logic_1164.all;
   use IEEE.numeric_std.all;
 6 ventity Instruction Register is
        port (
                pc_addr : in std logic vector (2 downto 0);
                IR out : out std logic vector (7 downto 0) );
    end entity;
11
12
    -- 8 = 3 opcode, 2 => reg_read 1\2 , 5 lsb => data_memo_address
13
    architecture behavioral of Instruction_Register is
14
15
16 type reg type is array (0 to 7) of std logic vector (7 downto 0);
17
18  signal IR_reg : reg_type :=("11100001" ,
                                "00100010", --ADD opcode = 001, r1=00, r2=01, me
19
20
                                "01000010" , --SUB
21
                                "01100010" , --MUL
22
                                "10000010" , --AND
                                "10100010",
23
24
                                "11000010"
                                             --XOR
25
                                "00000000"
26
                                );
27
28
29 ~
        begin
30
31
            IR_out <= IR_reg (to_integer (unsigned(pc_addr)));</pre>
32
33
34
   end architecture;
```

4.5 Program Counter

```
∨ entity Program_counter is
   port (
             : in std logic;
     CLK
             : in std logic;
     RST
             : in std logic;
     pc en
     PC Next : in std logic vector(2 downto 0);
           : out std logic vector(2 downto 0)
 end Program counter;
architecture arch of Program counter is
   --signal pc reg : std logic vector(2 downto 0);

√ begin

   process (CLK, RST)
   begin
     if RST = '1' then
       PC <= (others => '0');
     elsif (rising edge(CLK) and pc en ='1') then
       PC <= PC Next;
     end if;
   end process;
   --PC <= pc reg;
  end arch;
```

4.6 Controller

```
port (
           Instruction : in std_logic_vector (7 downto 0);
                         : in std_logic;
           RST
                         : in std_logic;
           -- Control signals
                      : out std_logic_vector (1 downto 0);
           wr_addr
                       : out std_logic;
           pc_en
          pc_en : out sta_logic;
ALU_src : out std_logic_vector (2 downto 0);
rd_addr1 : out std_logic_vector (1 downto 0);
rd_addr2 : out std_logic_vector (1 downto 0);
           memo_addr : out std_logic_vector (4 downto 0);
           reg_write_en: out std_logic;
           mem_wr_en : out std_logic;
          mem_rd_en : out std_logic
      );
 end entity;
architecture behavioral of ctrl is
      type state_type is (IDLE, start, READ1, hold1, READ2, latch, OPERATION, WRITE1, load);
      signal state, next_state : state_type;
∨ begin
      process (CLK, RST)
      begin
           if RST = '1' then
               state <= IDLE;</pre>
           elsif rising_edge(CLK) then
               state <= next_state;</pre>
           end if;
      end process;
```

```
process (CLK, RST)
begin
    if RST = '1' then
        state <= IDLE;</pre>
    elsif rising_edge(CLK) then
         state <= next_state;</pre>
    end if;
end process;
-- Next state logic
process(state, Instruction)
begin
    case state is
         when IDLE =>
             if unsigned(Instruction) /= 0 then
                  next_state <= start;</pre>
                  next_state <= IDLE;</pre>
             end if;
         when start =>
             next_state <= READ1;</pre>
         when READ1 =>
             next_state <= hold1;</pre>
         when hold1 =>
             next_state <= READ2;</pre>
         when READ2 =>
             next_state <= latch;</pre>
         when latch =>
             next_state <= OPERATION;</pre>
         when OPERATION =>
             next_state <= WRITE1;</pre>
         when WRITE1 =>
             next_state <= load;</pre>
         when load =>
             next_state <= IDLE;</pre>
```

```
-- Output logic
process(state, Instruction)
begin
    -- Default
    pc_en <= '0';
    reg_write_en <= '0';
    mem_wr_en <= '0';
   mem_rd_en <= '0';
ALU_src <= "000";
wr_addr <= "00";
rd_addr1 <= "00".
    rd_addr1
                <= "00";
                <= "00";
    rd_addr2
    memo_addr <= "00000";
    case state is
        when IDLE =>
            pc_en <= '0';
             reg_write_en <= '0';
            mem_wr_en <= '0';
            mem_rd_en <= '0';
            ALU_src <= "000";
                          <= "00";
            wr_addr
            rd_addr1 <= "00";
rd_addr2 <= "00";
            memo_addr <= "00000";
        when start =>
             pc_en <= '1';
             reg write_en <= '0';
            mem_wr_en <= '0';
             mem_rd_en <= '0';
            ALU_src <= "000";
wr_addr <= "00";
rd_addr1 <= "00";
rd_addr2 <= "00";
            memo_addr <= "00000";
             when READ1 =>
             pc_en <= '0';
             reg_write_en <= '1';
            mem_wr_en <= '0';
             mem_rd_en <= '1';
            ALU_src <= "000";
wr_addr <= Instruction(4 downto 3);
             rd_addr1 <= "00";
rd_addr2 <= "00";
                          <= "00";
             memo_addr <= Instruction(4 downto 0);</pre>
```

```
when hold1 =>
             <= '0';
    pc_en
   reg_write_en <= '1';</pre>
   mem_wr_en <= '0';
   mem_rd_en <= '1';
               <= "000";
    ALU_src
              <= Instruction(4 downto 3);</pre>
    wr_addr
    rd_addr1 <= "00";
               <= "00";
   rd addr2
    memo_addr <= Instruction(4 downto 0);</pre>
when READ2 =>
                <= '0';
    pc_en
   reg_write_en <= '1';</pre>
   mem_wr_en <= '0';
   mem_rd_en <= '1';
               <= "000";
   ALU_src
              <= Instruction(2 downto 1);</pre>
   wr_addr
    rd addr1 <= "00";
               <= "00";
    rd addr2
    memo_addr <= std_logic_vector(unsigned(Instruction(4 downto 0)) + 1);</pre>
when latch =>
              <= '0';
    pc_en
   reg_write_en <= '1';</pre>
   mem_wr_en <= '0';
   mem_rd_en <= '1';
    ALU_src
               <= "000";
               <= Instruction(2 downto 1);
   wr_addr
    rd_addr1 <= "00";
               <= "00";
    rd addr2
    memo_addr
                <= std_logic_vector(unsigned(Instruction(4 downto 0)) + 1);</pre>
when OPERATION =>
                <= '0';
   reg_write_en <= '0';</pre>
   mem_wr_en <= '0';
   mem_rd_en <= '1';
             <= Instruction(7 downto 5);
    ALU_src
               <= "00";
   wr_addr
    rd_addr1 <= Instruction(4 downto 3);</pre>
    rd_addr2 <= Instruction(2 downto 1);</pre>
   memo_addr
                <= "000000";
when WRITE1 =>
   pc_en <= '0';
    reg_write_en <= '0';
   mem_wr_en <= '1';
   mem_rd_en <= '0';
    ALU_src
              <= Instruction(7 downto 5);</pre>
    wr_addr
                <= "00";
                 <= Instruction(4 downto 3):</pre>
```

```
when WRITE1 =>
              pc_en <= '0';
              reg_write_en <= '0';
              mem_wr_en <= '1';
              mem_rd_en <= '0';
              ALU_src <= Instruction(7 downto 5);
wr_addr <= "00";
              rd_addr1
                        <= Instruction(4 downto 3);</pre>
              rd_addr2 <= Instruction(2 downto 1);</pre>
              memo_addr <= Instruction(7 downto 3);</pre>
          when load =>
              pc_en
                     <= '0';
              reg_write_en <= '0';
              mem_wr_en <= '1';
              mem_rd_en <= '0';
              ALU_src <= Instruction(7 downto 5);
                        <= "00";
              wr_addr
              when others =>
                        <= '0';
              pc_en
              reg_write_en <= '0';
              mem_wr_en <= '0';
              mem_rd_en <= '0';</pre>
              ALU_src <= "000";
                         <= "00";
              wr_addr
              rd_addr1
                         <= "00";
              rd_addr2 <= "00";
              memo_addr
                         <= "000000";
       end case;
   end process;
end architecture;
```

4.7 Top Module

```
v entity MIPS_Top is
     port (
         CLK : in std_logic;
         RST : in std_logic
     );
 end entity;
v architecture structural of MIPS Top is
     signal instruction
                            : std logic vector(7 downto 0);
                           : std logic vector(2 downto 0);
     signal pc, pc next
                            : std logic;
     signal pc en
     -- Controller signals
                            : std logic vector(2 downto 0);
     signal alu sel
                            : std logic vector(1 downto 0);
     signal wr addr
     signal rd addr1
                            : std logic vector(1 downto 0);
     signal rd addr2
                            : std logic vector(1 downto 0);
                            : std logic vector(4 downto 0);
     signal mem addr
     signal reg write en
                           : std logic;
                            : std logic;
     signal mem wr en
     signal mem rd en
                            : std logic;
     -- Reg File <-> ALU
     signal reg data1
                            : std_logic_vector(7 downto 0);
                            : std_logic_vector(7 downto 0);
     signal reg data2
                            : std logic vector(7 downto 0);
     signal alu result
     signal CarryOut
                           : std logic;
     signal parity_flag
                          : std_logic;
                            : std_logic;
     signal overflow_flag
     -- Memory <-> RegFile
     signal mem_data_out
                            : std_logic_vector(7 downto 0);
     -- Write-back data
     signal write back data : std logic vector(7 downto 0);
```

```
-- ALU component declaration
component ALU is
   port (
                 : in std_logic_vector(7 downto 0);
       Α
                 : in std_logic_vector(7 downto 0);
       ALU_SEL : in std_logic_vector(2 downto 0); -- 000=ADD, 001=SUB, 010=MUL, 011=AN
                : out std_logic_vector(7 downto 0);
       ALU OUT
       CarryOut : out std logic;
       Parity_Out : out std_logic; -- renamed from Parity_Flag to avoid conflict
       Overflow : out std logic
   );
end component;
   component Program_counter
       port (
           CLK
                 : in std logic;
           RST
                 : in std_logic;
           pc en : in std logic;
           PC_Next : in std_logic_vector(2 downto 0);
           PC : out std logic vector(2 downto 0)
       );
   end component;
   component Instruction_Register
       port (
           pc_addr : in std_logic_vector(2 downto 0);
           IR_out : out std_logic_vector(7 downto 0)
       );
   end component;
   component ctrl
           Instruction : in std logic vector(7 downto 0);
           CLK
                       : in std_logic;
           RST
                        : in std logic;
           wr_addr
                      : out std_logic_vector (1 downto 0);
```

```
Other VHDL module components
component Program counter
    port (
       CLK
                : in std logic;
               : in std_logic;
       RST
       pc en : in std logic;
       PC_Next : in std logic vector(2 downto 0);
                : out std logic vector(2 downto 0)
    );
end component;
component Instruction_Register
    port (
        pc addr : in std_logic_vector(2 downto 0);
       IR_out : out std_logic_vector(7 downto 0)
    );
end component;
component ctrl
   port (
        Instruction
                      : in std logic vector(7 downto 0);
       CLK
                      : in std_logic;
       RST
                      : in std logic;
                    : out std logic vector (1 downto 0);
       wr addr
       pc en
                    : out std logic;
                      : out std logic vector(2 downto 0);
       ALU src
                      : out std logic vector(1 downto 0);
        rd addr1
        rd addr2
                      : out std logic vector(1 downto 0);
                     : out std logic vector(4 downto 0);
       memo addr
        reg write en : out std logic;
       mem wr en
                      : out std logic;
                     : out std logic
       mem rd en
    );
end component;
component Reg_File
    port (
       write_data : in std_logic_vector(7 downto 0);
```

```
component Reg_File
9
           port (
               write data : in std logic vector(7 downto 0);
0
               reg_write : in std logic vector(1 downto 0);
2
               reg_read1 : in std logic vector(1 downto 0);
               reg_read2 : in std logic vector(1 downto 0);
4
               write en : in std logic;
               CLK
                          : in std logic;
6
               read data1 : out std logic vector(7 downto 0);
               read data2 : out std logic vector(7 downto 0)
8
           );
9
       end component;
0
       component Data Memo
           port (
3
                       : in std logic;
               wr en
                       : in std_logic;
               rd en
                      : in std_logic_vector(4 downto 0);
5
               addr
               data in : in std_logic_vector(7 downto 0);
               CLK
                        : in std logic;
8
               RST
                        : in std logic;
9
               data out : out std logic vector(7 downto 0)
0
           );
       end component;
3
   begin
       -- Program Counter
8
       U_PC: Program_counter
           port map (
0
               CLK
                       => CLK,
                       => RST,
               RST
2
                       => pc en,
               pc en
3
               PC Next => pc next,
4
               PC
                       => pc(2 downto 0)
           );
       pc next <= std Logic vector(unsigned(pc) + 1):</pre>
```


```
-- Program Counter
U_PC: Program_counter
    port map (
        CLK
               => CLK,
        RST
               => RST,
               => pc_en,
        pc_en
        PC_Next => pc_next,
        PC
            => pc(2 downto 0)
    );
-- For now, PC just increments each cycle
pc_next <= std_logic_vector(unsigned(pc) + 1);</pre>
-- Instruction Register
U_IR: Instruction_Register
    port map (
        pc addr => pc (2 downto 0),
        IR out => instruction
    );
-- Controller
U_CTRL: ctrl
    port map (
        Instruction => instruction,
        CLK
                     => CLK,
        RST
                     => RST,
        wr addr
                     => wr_addr,
        pc en
                     => pc_en,
        ALU_src
                     => alu_sel,
        rd addr1
                     => rd addr1,
        rd addr2
                    => rd addr2,
        memo_addr
                    => mem_addr,
        reg_write_en => reg_write_en,
                     => mem_wr_en,
        mem_wr_en
        mem rd en => mem rd en
```


```
-- Register File
U_REG: Reg_File
    port map (
        write_data => write_back_data,
        reg_write => wr_addr, -- assuming destination is rd_addr1
        reg_read1 => rd_addr1,
        reg_read2 => rd_addr2,
       write_en => reg_write_en,
       CLK
                  => CLK,
        read data1 => reg data1,
        read data2 => reg data2
    );
-- ALU
U ALU: ALU
    port map (
        Α
                     => reg_data1,
        В
                     => reg_data2,
        ALU SEL
                     => alu sel,
       ALU_OUT
                    => alu_result,
       CarryOut
                    => CarryOut,
        Parity_Out => parity_flag,
       Overflow => overflow_flag
    );
U_MEM: Data_Memo
    port map (
       wr en
               => mem_wr_en,
        rd en
               => mem_rd_en,
        addr
               => mem addr,
        data in => alu result,
               => CLK,
```

```
-- Data Memory
    U_MEM: Data_Memo
        port map (
            wr_en => mem_wr_en,
            rd_en => mem_rd_en,
addr => mem_addr,
                    => mem_addr,
            data in => alu result,
            CLK
                    => CLK,
            RST
                      => RST,
            data_out => mem_data_out
        );
    -- Write Back Selection
    -- If memory read enabled, write back from memory; else from ALU
    write_back_data <= mem_data_out when mem_rd_en = '1' else alu_result;</pre>
end architecture;
```


5. Microprocessor Execution Scenario

Instruction Code Hierarchy





Scenario: Step-by-Step Operation of the 8-bit Microprocessor



1. Idle State

- o The microprocessor starts in the idle state, waiting for a start signal or instruction fetch request.
- o No operations are performed in this state.

2. Start

 Upon receiving the start signal, the processor transitions to fetch the first Instruction from Instruction Register.

3. Read Operand (A) from Memory

- o The processor reads the first operand (A) from the memory.
- o This operand will be used as one of the inputs for the ALU.

4. Load Operand (A) to Register File

- o Operand A is loaded into the designated register in the register file.
- o This allows fast access for the ALU during the operation stage.

5. Read Operand (B) from Memory

- The processor reads the second operand (B) from memory.
- o Operand B is also required for the ALU computation.

6. Load Operand (B) to Register File

o Operand B is stored in the register file, ready to be used in the operation.

7. Operation

- The ALU performs the selected operation (ADD, SUB, MUL, AND, OR, XOR, etc.) on operands A and B.
- o Status flags such as Carry, Overflow, and Parity are updated according to the result.

8. Write Result to Memory


- o The result of the ALU operation is written back to the memory or a designated register.
- o This ensures that subsequent instructions can use this result if needed.


9. Hold

- o After the operation is complete and the result is stored, the processor enters the hold state.
- o In this state, the processor waits for the next instruction or command to execute.

6.0 Simulation Results


> Addition, Subtraction operation and Storing to the Memory






➤ Multiplication, And_Logic operation and Storing to the Memory <u>F</u>ile <u>E</u>dit <u>V</u>iew <u>A</u>dd F<u>o</u>rmat <u>T</u>ools Boo<u>k</u>marks <u>W</u>indow <u>H</u>elp AND_Logic Result Multiplication Result 1897 ns to 3993 ns Eile Edit View Add Format Jools Bookmarks Window Help (0) {5} ... {10} {5... {10} {1... {10} {5} {0} {0} {0} {5} ... {10} {5... {10} {1... {10} {5} {0} {0} Multiplication Result AND_Logic Result = 8'b0

➤ OR, XOR Logic operations and storing to the memory





7.0 Conclusion

In this project, we successfully designed and implemented an 8-bit MIPS-like microprocessor capable of executing basic arithmetic and logical instructions. The processor includes all key modules: Program Counter, Instruction Register, Control Unit, Register File, ALU, and Data Memory, each working together to execute instructions in a sequential manner.

The ALU performs operations like ADD, SUB, MUL, AND, OR, and XOR, with proper status flag updates (Carry, Overflow, Parity). The register file allows reading and writing of operands, while the instruction memory and data memory enable instruction fetch and data storage.

Through simulation, we verified that instructions are executed correctly, intermediate results are accurately processed, and flags are updated as expected. This demonstrates a functional pipeline of instruction execution, like a simplified MIPS architecture, providing a strong foundation for understanding microprocessor design principles.

Overall, this project strengthens understanding of digital design, processor architecture, and VHDL implementation, and it can be extended in the future for more complex instructions or a pipelined version for higher efficiency.