

Ain Shams University, Faculty of Engineering, Computer and Systems Engineering Department.

Verilog Implementation of MIPS Processor

SUBMITTED BY

Group (28)	
Hossam Mohamed El-Nagy Mohamed	33737
Asim Mahmoud Abd El-Azem	33767
Abd-Elrahman Abd-Elrazek Hussein	33768
Abdullah Abd-Elrazek Hussein	33773
Essam El-Din Eid Abd-Elsalam	33775

SUBMITTED TO

Dr. Cherif Salama

Eng. Diaa El-Din Mohamed

DATE SUBMITTED

26-dec-2016

Table of Contents

1.0	Implementation Description	1
2.0	Datapath Description	2
	2.1 Adding the jr instruction (red lines)	2
	2.2 Adding the jal instruction (blue lines)	3
	2.3 Adding the sll instruction (green lines)	3
	2.4 Clock cycle of MIPS processor	3
3.0	How Work Was Split Among Team Members	4
4.0	User Guide with Snapshots	4
	4.1 Mips Guide	4
	4.2 Assembler Guide	9
5.0	Tested Programs	10
	5.1 Program #1	10
	5.2 Program #2	14
	5.3 Program #3	18
	5.3.1 State of Datapath After Each clock Cycle	19
6.0	References	27

1.0 Implementation Description

Single cycle MIPS processor which has the following memories:

- Instruction Memory: Its size is 256 bytes which means it can only hold 64 instructions.
- Register File: It has 32 registers, each register is 32 bit wide.
- Data Memory: Its size is 2048 bytes which means it can hold 512 word.

And supporting the following instructions:

- Arithmetic: add, addi, sub
- Load/Store: lw, sw
- Logic: sll, and, andi, nor
- Control flow: beq, jal, jr, j
- Comparison: slt

We based our implementation on references [1] and [2]. (Refer to page 26 for references)

Bonus:

- Assembler implemented by C++.
- In program #3 (page 18), instead of just displaying the final state of datapath after the simulation ends, we show the state of the datapath each cycle during the simulation.

Tools used: Aldec Active-HDL 9.3, Microsoft Visual Studio 2015

Languages: Verilog, C++

2.0 Datapath Description




Figure 1

Figure 1 shows the datapath we implemented including the necessary extensions to support jr, jal and sll instructions.

2.1 Adding the jr instruction (red lines)

- Input the funct field (Instruction [5:0]) to the main control unit.
- Allow the new PC to come from a register (Read data 1 port).
- We only take 8 bits from the register because the instruction memory is only 256 byte in depth.
- Add a new control signal (JumpReg) to control it through a multiplexor.
- Writing to the register file will be disabled.

As jr is R-format instruction, it is easier to input the funct field (Instruction [5:0]) to the main control unit to use to generate a control signal JumpReg. The other option is to

generate this signal from the ALU control unit. But, it is preferable to go through the first option because JumpReg has nothing to do with the ALU or the ALU control.

2.2 Adding the jal instruction (blue lines)

- Because the instruction memory is only 256 byte in depth we only take 6 bits of the immediate field (instruction[5:0]) and shift left it by 2 to make it 8 bits. Those 8 bits is the jump address.
- Expand the multiplexor controlled by RegDst to include the value 31 as a new second input.
- Expand the multiplexor controlled by MemtoReg to have PC+4 as new second input.
- This requires changing the control lines of these two multiplexors from a single bit to two bits.
- The Jump control signal needs to be set to 1 to operate as the j instruction.
- RegWrite should be set to 1 so the register file will be enabled to write.
- Zero extend the PC + 4 which is the 8-bit address of the next instruction to make it 32 bits so we can write it in a register.

2.3 Adding the sll instruction (green lines)

- Feed the instruction 5-bit shamt field (instruction[10:6]) to the ALU control in order to use it to determine the shift amount.
- Feed the 5-bit shift output from the ALU control to the ALU in order to use it as the shift amount to apply to its second input.
- For the sll instruction, the ALU control output "shift" is assigned the value of the instruction "shamt" field.
- The sll instruction control settings are similar to that of any other ALU (RFormat) instruction but rs field (instruction[25:21]) is always 00000.

2.4 Clock cycle of MIPS processor

- The period of the clock generated inside the MIPS_processor module is 50ns which is greater than delay of the critical path (26ns for lw instruction).
- In a single cycle datapath everything must complete within one clock cycle, before the next positive clock edge.
- Several things happen on the next positive clock edge:
 - The register file is updated for arithmetic or lw instructions.
 - Data memory is updated for sw instructions.
 - The PC is updated to point to the next address.
- That's why for any program, no. clock cycles needed = no. instruction +1

3.0 How Work Was Split Among Team Members

We first split the modules as follows:

- Abd-Elrahman Abd-Elrazek & Abdullah Abd-Elrazek: Implementation of the Instruction Memory, Register File and Date Memory.
- Essam El-Din Eid: Implementation of the main Control Unit.
- Asim Mahmoud: Implementation of ALU & ALU Control Unit.
- Hossam Mohamed: Implementation of PC Counter, sign extend, shift left and all Mux's modules.


Then we split the team into two groups:

- Abd-Elrahman Abd-Elrazek, Abdullah Abd-Elrazek & Asim Mahmoud: Implementation of the top level structural module and testing.
- Hossam Mohamed & Essam El-Din Eid: Implementation of assembler.


4.0 User Guide with Snapshots

4.1 MIPS Guide


1. Go to the project directory and open "src\instruction memory.list".




2. Write the instructions to be executed by the mips processor in binary with each line being 8 bits (each instruction will take 4 lines). Optionally you can use the assembler to generate the memory for you (refer to page 9 for Assembler Guide).




3. Open "src\register_file.list" and write the associated data of the program.



4. Open "src\data_memory.list" and write the associated data of the program.



5. Open the project in your Verilog simulator.



6. Using simulation feature in your Verilog simulator, simulate MIPS_processor module for a duration according to the following formula


$$duration(ns) = number of instructions * 50 + 50$$

For example: here we have three instructions so we should run the simulation for 200ns.


In ActiveHDL from simulation menu choose "run until" and enter "200ns" then press ok.



- 7. You can view the output in the "register_file.list". In this example we find that:
 - It added \$t1(00000005), \$t2(0000000a) and stored the result (0000000f) in \$t0.
 - It subtracted \$s2(0000000b) from \$s1(0000000c) and stored the result in \$s0(0000001).



8. You can view the output in the "data_memory.list". In this example we find that it stored \$t0 (0000000f) in the data memory in address \$t8 (00000008) + 4 = 12



NOTE THAT:

- All the simulations in this report are done using Active-HDL and the time unit in Active-HDL is 1 ps.
- If you want to use other simulation programs which have different time unit, you have to modify the simulation duration of the program. For example ModelSim's time unit is 1 ns so the new simulation duration becomes:

duration(ns) = (number of instructions * 50 + 50) * 1000

4.2 Assembler Guide

To use the Assembler without producing any errors or failures in conversion from Assembly Instruction to Binary Instructions please follow these steps.

- 1. open the "assembly.txt" file and type your assembly code as follows:
 - Instruction is to be written as "operation" then space then the registers to be affected with, separated by commas, if spaces are typed inside between the register name and comma the assembler will automatically delete these spaces.
 - For example, an instruction (nor \$s3, \$s1, \$s0) will be converted inside the assembler into (nor \$s3,\$s1,\$s0) and the assembler will parse the string and register names correctly.
 - Labels are to take a separate line and ended with a colon (":") for example ("Label:").
 - Don't use ".data" or ".text" because all the supported instructions doesn't use ".data" section. So write your program directly without actually typing ".text".
- 2. execute the executable file "Assembler 2" and wait for it to finish, you should see on the console "assembling finished please refer to binary instruction file to check for the binary instruction conversion", it will look like this:

3. You can now find the instruction(s) in binary inside the file instruction_memory.list.

NOTE THAT:

- both these files ("assembly.txt" and "instruction_memory.list") MUST
 exist beside the executable file for it to read from and write to both of
 them successfully.
- You also don't need to open the instruction_memory.list file every time
 you want to write a new program and remove the binary inside of it, the
 assembler will do that for you and clear all the old binary instruction code
 once the executable is started.
- Supported instructions: add, addi, lw, sw, sll, and, andi, nor, beq, jal, jr, slt, sub.

5.0 Tested Programs

5.1 Program #1

• Program description:

This program will store the numbers from 0 to 10 in the data memory beginning from address 32.

• Assembly code:

```
addi $t2, $zero, 1
add $t0, $zero, $zero
addi $t3, $zero, 11
addi $s1,$zero,32
loop:
sw $t0,0($s1)
addi $s1, $s1, 4
addi $t0, $t0, 1
slt $t1, $t0, $t3
beq $t1, $t2, loop
```

• Binary code:

• Number of clock cycles needed to simulate the program to completion:

As the loop has 5 instructions and the number of iterations is 11

Number of instructions =
$$4 + 5 * 11 = 59$$

Number of clock cycles = $59 + 1 = 60$

 \therefore simulation duration = 60 * 50 = 3000ns

• Expected output:

- We use \$t0 as counter for the loop so it starts from 0 and reaches 11 when the loop exits.
- We use \$s1 to store the data memory address which we will write in and increment it by 4 each iteration so we expect it to be the last address we write in +4 = 76.
- \$t2 and \$t3 will still the same throughout the program execution.
- \$t1 will be set to zero before the loop exits.

In "register file.list" we expect:

```
1. \$t2 = 1

2. \$t3 = (11)_{10} = (B)_{16}

3. \$t0 = (11)_{10} = (B)_{16}


4. \$s1 = (76)_{10} = (4C)_{16}

5. \$t1 = 0
```


In "data_memory.list" we expect: The numbers from 0 to 10 to be stored in the memory starting from address 32 to 72.

• Actual Outputs:


- Waveform



- register_file.list



- data_memory.lis



5.2 Program #2

• Program description:

This program will store the first 10 numbers of the Fibonacci series beginning from address 100.

• Assembly code:

```
addi $s0,$zero,0
addi $s1,$zero,1
sw $s0,100($zero)
sw $s1,104($zero)
addi $t0, $zero,2
addi $t1,$zero,108
addi $t2,$zero,1
addi $t4,$zero,10
loop:
jal getNextFeb
add $s0,$s1,$zero
add $s1,$s2,$zero
addi $t0,$t0,1
slt $t3,$t0,$t4
beq $t3,$t2,loop
j exit
getNextFeb:
add $s2,$s0,$s1
sw $s2,0($t1)
addi $t1,$t1,4
jr $ra
exit:
```

• Binary code:

```
0010_0000_0001_0000_0000_0000_0000 //addi $s0,$zero,0
0010 0000 0001 0001 0000_0000_0000 //addi $s1,$zero,1
1010 1100 0001 0001 0000 0000 0000 0100 //sw $s1,104($zero)
0010 0000 0000 1000 0000 0000 0000 0010 //addi $t0, $zero,2
0010_0000_0000_1001_0000_0000_0000_1000 //addi $t1,$zero,108
0010 0000 0000 1100 0000 0000 0000 1010 //addi $t4,$zero,10
0000_1100_0000_0000_0000_0000_0000_1111 //loop: jal getNextFeb
0000 0010 0010 0000 1000 0000 0010 0000 //add $s0,$s1,$zero
0000 0010 0100 0000 1000 1000 0010 0000 //add $s1,$s2,$zero
0000 0001 0000 1100 0101 1000 0010 1010 //slt $t3,$t0,$t4
0001_0001_0110_1010_1111_1111_1111_1010 //beq $t3,$t2,loop
0000_1000_0000_0000_0000_0001_0011 //j exit
0000 0010 0001 0001 1001 0000 0010 0000 //getNextFeb: add $s2,$s0,$s1
0010 0001 0010 1001 0000 0000 0000 0100 //addi $t1,$t1,4
0000 0011 1110 0000 0000 0000 0000 1000 //jr $ra
```

• Number of clock cycles needed to simulate the program to completion:

As the loop has 10 instructions including the ones inside getNextFeb and the number of iterations is 8

```
Number of instructions = 9 + 8 * 10 = 89

Number of clock cycles = 89 + 1 = 90

simulation duration = 90 * 50 = 4500ns
```

• Expected output:

- We use \$t0 as counter for the loop but it starts from 2 and reaches 10 when the loop exits.
- We use \$t1 to store the data memory address which we will write in and increment it by 4 each iteration so we expect it to be the last address we write in +4 = 140.
- \$t2 and \$t4 will still the same throughout the program execution.
- \$t3 will be set to zero before the loop exits.

- \$s0 will be the 9th Fibonacci number (21).
- \$s1 and \$s2 will be the 10th Fibonacci number (34).
- \$ra will store the return address which is the address of the instruction following the jal instruction.

In "register file.list" we expect:

1.
$$t0 = (10)_{10} = (A)_{16}$$

2.
$$\$t1 = (140)_{10} = (8C)_{16}$$

3.
$$$t2 = 1$$

4.
$$t4 = (10)_{10} = (A)_{16}$$

5.
$$$t3 = 0$$


6.
$$\$s0 = (21)_{10} = (15)_{16}$$

7.
$$\$s1 = \$s0 = (34)_{10} = (22)_{16}$$


In "data_memory.list" we expect: The numbers (0, 1, 1, 2, 3, 5, 8, 13, 21, 34) to be stored in the memory starting from address 100 to 136.

• Actual Outputs:

- Waveform:



- Register_file.list



- data_memory.list

5.3 Program #3

• **Program description:**

This program just do some arithmetic and logical operations in addition to the load word instruction.

We manually entered the number $(1A)_{16}$ in "data_memory.list" at address 64 and in "register file.list" we added:

```
- $t0 = (0A)_{16}
- $t1 = (05)_{16}
- $s1 = (DB)_{16}
```

• Assembly code:

```
lw $s0 , 64($zero)
sub $t2, $t1, $t0
and $s2, $s1, $s0
nor $s3, $s1, $s0
andi $s4, $s1, 15
sll $s5, $s1, 4
```

• Binary code:

```
1000_1100_0001_0000_0000_0100_0000 //lw $s0 , 64($zero)
0000_0001_0010_1000_0101_0000_0010 //sub $t2, $t1, $t0
0000_0010_0011_0000_1001_0000_0010_0100 //and $s2, $s1, $s0
0000_0010_0011_0000_1001_1000_0010_0111 //nor $s3, $s1, $s0
0011_0010_0011_0100_0000_0000_0000_1111 //andi $s4, $s1, 15
0000_0000_0001_0001_1010_1001_0000_0000 //sll $s5, $s1, 4
```

• Number of clock cycles needed to simulate the program to completion:

```
Number of instructions = 6

Number of clock cycles = 6 + 1 = 7

simulation duration = 7 * 50 = 350ns
```

5.3.1 State of Datapath After Each clock Cycle

➤ Instruction #1: [lw \$s0, 64(\$zero)]

Signal name	Value	· · · 40 · · · 80 · · · 120 · · · 160 · · · 200 · · · 240 · · · 280 · · · 320 · · · 350
clk	0 to 1	50 ns
⊞ # address	00	00 ¥ 04
■ = next_address	04	xx X 04 X 00
	8C100040	X 8C00040 X
■ shifted_extended_si ■ shifted_extended_si	00	x2 \ 00 \ \ \ 86
■ current_address_pl ■ current_address_pl	04	04 🔍 08
■ = branch_address	04	xx \ 04 \ \ \ \ 08
	00	X 00 X 88
■ ALU_add_result	04	xx \ 04 \ \(\sqrt{08}\)\(\sqrt{90} \)
🖪 🖛 branch_jump_addre	. 04	xx \ 04 \ \ \ \ 06
■ read_data_1 ■ read_data_1	00000000	
	0000001A	X 0000001A
■ write_data	0000001A	*********
	00000040	X 00000040 X
■ ALU_2nd_input	00000040	X 00000040 XX
■ ALU_result	00000040	X 000000-0
■ read_data ■ read_data	0000001A	XXXXXXXX X 0000 001A
🖪 🖛 current_address_pl	00000004	0000004
⊞ ≖ RegDst	0	x 0 1
⊞ # ALUOp	0	xX 0 X2
	1	*X 1 X 0
■ write_register ■ write_register	10	xx \
⊕ ≖ shift	XX	xx .
■ ALU_Control	0	x 0 1
# Branch	0	
■ MemRead	1	
■ MemWrite	0	
■ AluSrc	1	
■ RegWrite	1	
≠ Jump	0	
■ JumpRegister	0	
	0	
■ branch_if_equal	0	

Figure 2 instruction#1 waveform




Figure 3 instruction#1 data memory




Figure 4 instruction#1 register file

- The content of address 64 inside the data memory is $(1A)_{16}$ as shown in Figure 3, as expected after executing this instruction register \$s0 has the value $(1A)_{16}$ as shown in Figure 4
- o Figure 2 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ <u>Instruction #2:</u> [sub \$t2, \$t1, \$t0]




Figure 5 instruction #2 waveform




Figure 6 instruction #2 register file

- O As expected after executing this instruction register \$t2 has the value $(FFFFFFFb)_{16}$ which is equal to $(05)_{16} (0A)_{16}$ as shown in Figure 6.
- Figure 5 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ <u>Instruction #3:</u> [and \$s2, \$s1, \$s0]

Signal name	Value	40	80	120		160
r clk	0 to 1					150 ns
	08	X 00	X 04	Х	08	χ ос
■ next_address	0C	ях 04	V 08	X	00	X 10
■ instruction	02309024	8C100040	01285	022 X	02303024	=
shifted_extended_si shifted_extended_si	90	x? \ 00	Х	88 X	90	X 34
■ current_address_pl ■ current_address_pl	0C	04	X 08	Х	0C	X 10
■ branch_address	0C	xx X 04	X 08	Х	0C	10
	90	x? X 00	χ	8 X	90	χ 94
■ ALU_add_result	9C	хх Х 04	χ 08 χ 9	0 χ94 χ	90	X A0 X A4
■ # branch_jump_addre	. 0C	xx X 04	χ 08	X	00	χ 10
	000000DB	X 00000000	X 000	00005	0000000	В
■ read_data_2	0000001A	V 0000001A	γ 000	0000A X	000000	A
■ write_data	0000001A	xxxxxxx Y 0000001		FFFFFFB X	000000	
■ extended_signal	FFFF9024	X 00000040	$-\sim$	05022 Y	FFFF9024	^
	0000001A	V 00000040		00000A X	000000	
	0000001A	xxxxxxx		FFFFFFB X	000000	
■ read_data ■ read_data	0000001A	ихихихи У		0000001A		
□ = current_address_pl	0000000C	Y 00000004	Y 00000000		0000000C	¥ 00000010
■ RegDst	1	x // 0				
⊞ # ALUOp	2	x Y 0	— →	2		
■ ■ MemtoReg	0	x X 1	— →	0		
■ write_register	12	xx \ 10	- VV	DA Y	12	χ 13
■ # shift	XX		X			
⊞ # ALU_Control	2	x Y 0		, 1 Y	2	Y 4
# Branch				<u> </u>	-	
	0	_				
■ MemRead	0					
■ MemWrite	0					
■ AluSrc	0					
■ RegWrite	1					
≠ Jump	0					
■ JumpRegister	0					
	0					
■ branch_if_equal	0					

Figure 7 instruction #3 waveform




Figure 8 instruction #3 register file

- As expected after executing this instruction register \$s2 has the value $(1A)_{16}$ which is equal to $(1A)_{16}$ && $(DB)_{16}$ as shown in Figure 8.
- o Figure 7 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ <u>Instruction #4:</u> [nor \$s3, \$s1, \$s0]




Figure 9 Instruction #4 waveform




Figure 10 instruction #4 register file

- O As expected after executing this instruction register \$s3 has the value $(FFFFFF24)_{16}$ which is equal to $(1A)_{16} \sim |(DB)_{16}$ as shown in Figure 10.
- Figure 9 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

Instruction #5: [andi \$s4, \$s1, 15]




Figure 11 Instruction #5 waveform




Figure 12 instruction #5 register file

- O As expected after executing this instruction register \$s4 has the value $(0B)_{16}$ which is equal to $(1A)_{16}$ && $(15)_{10}$ as shown in Figure 12.
- Figure 11 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ <u>Instruction #6:</u> [sll \$s5, \$s1, 4]




Figure 13 Instruction #6 waveform




Figure 14 instruction #6 register file

- O As expected after executing this instruction register \$s5 has the value $(DB0)_{16}$ which is equal to $(DB)_{16}$ shifted by 4 bits as shown in Figure 14.
- Figure 13 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

6.0 References

- [1] http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html
- [2] http://www.cs.uwm.edu/classes/cs315/Bacon/Lecture/HTML/ch05s03.html
- [3] https://drive.google.com/open?id=0B6S4xCqu_xTDUzZOX0VjV3p0SjQ