



Ain Shams University,
Faculty of Engineering,
Computer and Systems Engineering Department.

Verilog Implementation of MIPS Processor

SUBMITTED BY

Group (28)	
Hossam Mohamed El-Nagy Mohamed	33737
Asim Mahmoud Abd El-Azem	33767
Abd-Elrahman Abd-Elrazek Hussein	33768
Abdullah Abd-Elrazek Hussein	33773
Essam El-Din Eid Abd-Elsalam	33775

SUBMITTED TO

Dr. Cherif Salama

Eng. Daaa El-Din Mohamed

DATE SUBMITTED

26-dec-2016

Table of Contents

1.0	Implementation Description.....	1
2.0	Datapath Description	2
2.1	<i>Adding the jr instruction (red lines).....</i>	<i>2</i>
2.2	<i>Adding the jal instruction (blue lines).....</i>	<i>3</i>
2.3	<i>Adding the sll instruction (green lines).....</i>	<i>3</i>
2.4	<i>Clock cycle of MIPS processor</i>	<i>3</i>
3.0	How Work Was Split Among Team Members	4
4.0	User Guide with Snapshots	4
4.1	<i>Mips Guide</i>	<i>4</i>
4.2	<i>Assembler Guide</i>	<i>9</i>
5.0	Tested Programs.....	10
5.1	<i>Program #1</i>	<i>10</i>
5.2	<i>Program #2</i>	<i>14</i>
5.3	<i>Program #3</i>	<i>18</i>
5.3.1	<i>State of Datapath After Each clock Cycle</i>	<i>19</i>
6.0	References	27

1.0 Implementation Description

Single cycle MIPS processor which has the following memories:

- Instruction Memory: Its size is 256 bytes which means it can only hold 64 instructions.
- Register File: It has 32 registers, each register is 32 bit wide.
- Data Memory: Its size is 2048 bytes which means it can hold 512 word.

And supporting the following instructions:

- Arithmetic: add, addi, sub
- Load/Store: lw, sw
- Logic: sll, and, andi, nor
- Control flow: beq, jal, jr, j
- Comparison: slt

We based our implementation on references [1] and [2]. (Refer to page 26 for references)

Bonus:

- Assembler implemented by C++.
- In program #3 (page 18), instead of just displaying the final state of datapath after the simulation ends, we show the state of the datapath each cycle during the simulation.

Tools used: Aldec Active-HDL 9.3, Microsoft Visual Studio 2015

Languages: Verilog , C++

2.0 Datapath Description




Figure 1

Figure 1 shows the datapath we implemented including the necessary extensions to support `jr`, `jal` and `sll` instructions.

2.1 Adding the `jr` instruction (red lines)

- Input the funct field (Instruction [5:0]) to the main control unit.
- Allow the new PC to come from a register (Read data 1 port).
- We only take 8 bits from the register because the instruction memory is only 256 byte in depth.
- Add a new control signal (`JumpReg`) to control it through a multiplexor.
- Writing to the register file will be disabled.

As `jr` is R-format instruction, it is easier to input the funct field (Instruction [5:0]) to the main control unit to use to generate a control signal `JumpReg`. The other option is to

generate this signal from the ALU control unit. But, it is preferable to go through the first option because JumpReg has nothing to do with the ALU or the ALU control.

2.2 Adding the jal instruction (blue lines)

- Because the instruction memory is only 256 byte in depth we only take 6 bits of the immediate field (instruction[5:0]) and shift left it by 2 to make it 8 bits. Those 8 bits is the jump address.
- Expand the multiplexor controlled by RegDst to include the value 31 as a new second input.
- Expand the multiplexor controlled by MemtoReg to have PC+4 as new second input.
- This requires changing the control lines of these two multiplexors from a single bit to two bits.
- The Jump control signal needs to be set to 1 to operate as the j instruction.
- RegWrite should be set to 1 so the register file will be enabled to write.
- Zero extend the PC + 4 which is the 8-bit address of the next instruction to make it 32 bits so we can write it in a register.

2.3 Adding the sll instruction (green lines)

- Feed the instruction 5-bit shamt field (instruction[10:6]) to the ALU control in order to use it to determine the shift amount.
- Feed the 5-bit shift output from the ALU control to the ALU in order to use it as the shift amount to apply to its second input.
- For the sll instruction, the ALU control output “shift” is assigned the value of the instruction “shamt” field.
- The sll instruction control settings are similar to that of any other ALU (RFormat) instruction but rs field (instruction[25:21]) is always 00000.

2.4 Clock cycle of MIPS processor

- The period of the clock generated inside the MIPS_processor module is 50ns which is greater than delay of the critical path (26ns for lw instruction).
- In a single cycle datapath everything must complete within one clock cycle, before the next positive clock edge.
- Several things happen on the next positive clock edge:
 - The register file is updated for arithmetic or lw instructions.
 - Data memory is updated for sw instructions.
 - The PC is updated to point to the next address.
- That’s why for any program, *no. clock cycles needed = no. instruction + 1*

3.0 How Work Was Split Among Team Members

We first split the modules as follows:

- Abd-Elrahman Abd-Elrazek & Abdullah Abd-Elrazek: Implementation of the Instruction Memory, Register File and Data Memory.
- Essam El-Din Eid: Implementation of the main Control Unit.
- Asim Mahmoud: Implementation of ALU & ALU Control Unit.
- Hossam Mohamed: Implementation of PC Counter, sign extend, shift left and all Mux's modules.


Then we split the team into two groups:

- Abd-Elrahman Abd-Elrazek, Abdullah Abd-Elrazek & Asim Mahmoud: Implementation of the top level structural module and testing.
- Hossam Mohamed & Essam El-Din Eid: Implementation of assembler.


4.0 User Guide with Snapshots

4.1 MIPS Guide

1. Go to the project directory and open “src\instruction_memory.list”.




2. Write the instructions to be executed by the mips processor in binary with each line being 8 bits (each instruction will take 4 lines). Optionally you can use the assembler to generate the memory for you (refer to page 9 for Assembler Guide).



```
instruction_memory.list C:\My_Designs\MIPS_Processor\src
1 000000_01 //add $t0, $t1, $t2
2 001_01010
3 01000_000
4 00_100000
5 000000_10 //sub $s0, $s1, $s2
6 001_10010
7 10000_000
8 00_100010
9 101011_11 //sw $t0,4($t8) //memory_address = 8+4
10 000_01000
11 0000_0000
12 0000_0100
```

3. Open “src\register_file.list” and write the associated data of the program.



```
register_file.list C:\My_Designs\MIPS_Processor\src
1 xxxxxxxx
2 xxxxxxxx
3 xxxxxxxx
4 xxxxxxxx
5 xxxxxxxx
6 xxxxxxxx
7 xxxxxxxx
8 xxxxxxxx
9 xxxxxxxx
10 00000005
11 0000000a
12 xxxxxxxx
13 xxxxxxxx
14 xxxxxxxx
15 xxxxxxxx
16 xxxxxxxx
17 xxxxxxxx
18 0000000c
19 0000000b
20 xxxxxxxx
21 xxxxxxxx
22 xxxxxxxx
23 xxxxxxxx
24 xxxxxxxx
25 00000008
26 xxxxxxxx
27 xxxxxxxx
28 xxxxxxxx
29 xxxxxxxx
30 xxxxxxxx
31 xxxxxxxx
32 xxxxxxxx
33
```

4. Open “src\data_memory.list” and write the associated data of the program.

The screenshot shows a Visual Studio Code window titled "data_memory.list - Visual Studio Code". The file path is "C:\My_Designs\MIPS_Processor\src". The file content consists of 34 lines, each containing the text "xx". The status bar at the bottom indicates "Ln 1, Col 1", "UTF-8", "CRLF", and "Plain Text".

5. Open the project in your Verilog simulator.

The screenshot shows the Active-HDL Student Edition interface. The top window displays the Verilog code for the MIPS processor. The left pane shows the Design Browser with the project structure. The bottom pane shows the Console output.

Design Browser:

- Workspace 'MIPS_Processor': 1 design(s)
 - MIPS_Processor
 - Add New File
 - ALU.v
 - ALU_add.v
 - ALU_add_4.v
 - ALU_Control.v
 - Control Unit.v
 - data_memory.list
 - data_memory.v
 - instruction_memory.v
 - instruction_memory.list
 - MIPS_Processor.v
 - mux_4x1_5bit.v
 - mux_2x1_8bit.v
 - mux_2x1_32bit.v
 - mux_4x1_32bit.v
 - PC.v
 - register_file.list
 - register_file.v
 - shift_left_by_2_8bit.v
 - sign_extend_16_to_32bit.v
 - zero_extend_8_to_32bit.v

Verilog Code (MIPS_Processor.v):

```

module MIPS_processor;
  reg clk;
  wire [7:0] address, next_address, shifted_extended_signal, current_address_plus_4, branch_address, jump_address, ALU_add_result, branch_jump_address;
  wire [31:0] instruction, read_data_1, read_data_2, write_data, extended_signal, data_in_1, ALU_2nd_input, ALU_result, read_data, current_address_plus_4;
  wire [15:0] RegDst, ALUOp, MemtoReg;
  wire [4:0] write_register, shift;
  wire [2:0] ALU_Control;
  wire Branch, MemRead, MemWrite, ALUSrc, RegWrite, Jump, JumpRegister, zero_port;
  parameter register_31 = 5'b11111;
  //xol ei delays bt3ad mn 2vl input byt3'yr

  initial begin
    clk = 1;
  end

  always begin
    #(50*1000) clk = ~clk; //clock cycle = 100ns
  end

  pc #0 pc1(address, clk, next_address);
  ALU_add_4 #1 ALU1(current_address_plus_4, address);
  instruction_memory #? inst_mem(instruction, address);
  register_file #? reg_file(clk, read_data_1, read_data_2, instruction[25:21], instruction[20:16], write_register, write_data, RegWrite); //write
  mux_4x1_5bit #1 mux_reg(write_register, instruction[20:16], instruction[15:11], register_31, 5'bx, RegDst); //we will never use pin 3 of the m
  ControlUnit #2 control(RegDst, Branch, MemRead, MemtoReg, ALUOp, MemWrite, ALUSrc, RegWrite, JumpRegister, Jump, instruction[31:26], instruction[5:0]);
endmodule
  
```

Console Output:

```


# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
  
```


- Using simulation feature in your Verilog simulator, simulate MIPS_processor module for a duration according to the following formula

$$duration(ns) = number\ of\ instructions * 50 + 50$$

For example: here we have three instructions so we should run the simulation for 200ns.

In ActiveHDL from simulation menu choose “run until” and enter “200ns” then press ok.




- You can view the output in the “register_file.list”.

In this example we find that:

- It added \$t1(00000005), \$t2(0000000a) and stored the result (0000000f) in \$t0.
- It subtracted \$s2(0000000b) from \$s1(0000000c) and stored the result in \$s0(00000001).

8. You can view the output in the “data_memory.list”.
- In this example we find that it stored \$t0 (0000000f) in the data memory in address \$t8 (00000008) + 4 = 12



```
data_memory.list C:\My_Designs\MIPS_Processor\src
1 xx
2 xx
3 xx
4 xx
5 xx
6 xx
7 xx
8 xx
9 xx
10 xx
11 xx
12 xx
13 00
14 00
15 00
16 0f
17 xx
18 xx
19 xx
20 xx
21 xx
22 xx
23 xx
24 xx
25 xx
26 xx
27 xx
28 xx
29 xx
30 xx
31 xx
32 xx
33 xx
34 xx
```

NOTE THAT:


- All the simulations in this report are done using Active-HDL and the time unit in Active-HDL is 1 ps.
- If you want to use other simulation programs which have different time unit, you have to modify the simulation duration of the program. For example ModelSim’s time unit is 1 ns so the new simulation duration becomes:

$$duration(ns) = (number\ of\ instructions * 50 + 50) * 1000$$

4.2 Assembler Guide

To use the Assembler without producing any errors or failures in conversion from Assembly Instruction to Binary Instructions please follow these steps.

1. open the “assembly.txt” file and type your assembly code as follows:
 - Instruction is to be written as “operation” then space then the registers to be affected with, separated by commas, if spaces are typed inside between the register name and comma the assembler will automatically delete these spaces.
For example, an instruction (`nor $s3, $s1 , $s0`) will be converted inside the assembler into (`nor $s3,$s1,$s0`) and the assembler will parse the string and register names correctly.
 - Labels are to take a separate line and ended with a colon (“:”) for example (“Label:”).
 - Don’t use “.data” or “.text” because all the supported instructions doesn’t use “.data” section. So write your program directly without actually typing “.text”.
2. execute the executable file “Assembler 2” and wait for it to finish, you should see on the console “assembling finished please refer to binary instruction file to check for the binary instruction conversion “, it will look like this:



```
assembling finished!  
Please refer to binary instruction file to check for the binary instruction  
Press any key to continue . . . _
```

3. You can now find the instruction(s) in binary inside the file `instruction_memory.list`.

NOTE THAT:

- both these files (“assembly.txt” and “instruction_memory.list”) **MUST** exist beside the executable file for it to read from and write to both of them successfully.
- You also don’t need to open the instruction_memory.list file every time you want to write a new program and remove the binary inside of it, the assembler will do that for you and clear all the old binary instruction code once the executable is started.
- Supported instructions: add, addi, lw, sw, sll, and, andi, nor, beq, jal, jr, slt, sub.

5.0 Tested Programs

5.1 Program #1

- **Program description:**

This program will store the numbers from 0 to 10 in the data memory beginning from address 32.

- **Assembly code:**

```
addi $t2, $zero, 1
add $t0, $zero, $zero
addi $t3, $zero, 11
addi $s1,$zero,32
loop:
sw $t0,0($s1)
addi $s1, $s1, 4
addi $t0, $t0, 1
slt $t1, $t0, $t3
beq $t1, $t2, loop
```

- **Binary code:**

```
0010_0000_0000_1010_0000_0000_0000_0001 //addi $t2, $zero, 1
0000_0000_0000_0000_0100_0000_0010_0000 //add $t0, $zero, $zero
0010_0000_0000_1011_0000_0000_0000_1011 //addi $t3, $zero, 11
0010_0000_0001_0001_0000_0000_0010_0000 //addi $s1,$zero,32
1010_1110_0010_1000_0000_0000_0000_0000 //loop:sw $t0,0($s1)
0010_0010_0011_0001_0000_0000_0000_0100 //addi $s1, $s1, 4
0010_0001_0000_1000_0000_0000_0000_0001 //addi $t0, $t0, 1
0000_0001_0000_1011_0100_1000_0010_1010 //slt $t1, $t0, $t3
0001_0001_0010_1010_1111_1111_1111_1011 //beq $t1, $t2, loop
```

- **Number of clock cycles needed to simulate the program to completion:**

As the loop has 5 instructions and the number of iterations is 11

$$\text{Number of instructions} = 4 + 5 * 11 = 59$$

$$\text{Number of clock cycles} = 59 + 1 = 60$$

$$\therefore \text{simulation duration} = 60 * 50 = 3000ns$$

- **Expected output:**

- We use \$t0 as counter for the loop so it starts from 0 and reaches 11 when the loop exits.
- We use \$s1 to store the data memory address which we will write in and increment it by 4 each iteration so we expect it to be the last address we write in + 4 = 76.
- \$t2 and \$t3 will still the same throughout the program execution.
- \$t1 will be set to zero before the loop exits.


In “register_file.list” we expect:

1. \$t2 = 1
2. \$t3 = (11)₁₀ = (B)₁₆
3. \$t0 = (11)₁₀ = (B)₁₆
4. \$s1 = (76)₁₀ = (4C)₁₆
5. \$t1 = 0


In “data_memory.list” we expect: The numbers from 0 to 10 to be stored in the memory starting from address 32 to 72.

- **Actual Outputs:**

- Waveform




- register_file.list



The screenshot shows the Visual Studio Code editor with the file 'register_file.list' open. The file path is 'C:\My_Designs\MIPS_Processor\src'. The editor displays 33 lines of code. Lines 1 through 12 contain hexadecimal values: 00000000, followed by nine 'xxxxxxxx' strings, 0000000b, 00000000, 00000001, and 0000000b. Lines 13 through 32 contain 'xxxxxxxx' strings, and line 33 is empty. Line 18 also contains the value '0000004c'. The status bar at the bottom indicates 'Ln 33, Col 1', 'UTF-8', 'CRLF', and 'Plain Text'.

```
register_file.list C:\My_Designs\MIPS_Processor\src
1 00000000
2 xxxxxxxx
3 xxxxxxxx
4 xxxxxxxx
5 xxxxxxxx
6 xxxxxxxx
7 xxxxxxxx
8 xxxxxxxx
9 0000000b
10 00000000
11 00000001
12 0000000b
13 xxxxxxxx
14 xxxxxxxx
15 xxxxxxxx
16 xxxxxxxx
17 xxxxxxxx
18 0000004c
19 xxxxxxxx
20 xxxxxxxx
21 xxxxxxxx
22 xxxxxxxx
23 xxxxxxxx
24 xxxxxxxx
25 xxxxxxxx
26 xxxxxxxx
27 xxxxxxxx
28 xxxxxxxx
29 xxxxxxxx
30 xxxxxxxx
31 xxxxxxxx
32 xxxxxxxx
33
```

- data_memory.lis



The screenshot shows the Visual Studio Code editor with the file 'data_memory.lis' open. The file path is 'C:\My_Designs\MIPS_Processor\src'. The editor displays 76 lines of code, each consisting of a hexadecimal value. The values are: 00 (lines 33-39), 01 (line 40), 00 (lines 41-43), 02 (line 44), 00 (lines 45-47), 03 (line 48), 00 (lines 49-50), 04 (line 51), 00 (line 52), 05 (line 53), 00 (lines 54-55), 05 (line 56), 00 (lines 57-58), 06 (line 59), 00 (lines 60-61), 07 (line 62), 00 (lines 63-64), 09 (line 65), 00 (lines 66-67), 08 (line 68), 00 (lines 69-70), 09 (line 71), 00 (lines 72-73), 00 (line 74), 00 (line 75), and 0a (line 76). The status bar at the bottom indicates 'Ln 52, Col 3', 'UTF-8', 'CRLF', and 'Plain Text'.

```
data_memory.lis C:\My_Designs\MIPS_Processor\src
33 00
34 00
35 00
36 00
37 00
38 00
39 00
40 01
41 00
42 00
43 00
44 02
45 00
46 00
47 00
48 03
49 00
50 00
51 04
52 00
53 05
54 00
55 00
56 05
57 00
58 00
59 06
60 00
61 00
62 07
63 00
64 00
65 09
66 00
67 00
68 08
69 00
70 00
71 09
72 00
73 00
74 00
75 00
76 0a
```

5.2 Program #2

- **Program description:**

This program will store the first 10 numbers of the Fibonacci series beginning from address 100.

- **Assembly code:**

```
addi $s0,$zero,0
addi $s1,$zero,1
sw $s0,100($zero)
sw $s1,104($zero)
addi $t0, $zero,2
addi $t1,$zero,108
addi $t2,$zero,1
addi $t4,$zero,10
loop:
jal getNextFeb
add $s0,$s1,$zero
add $s1,$s2,$zero
addi $t0,$t0,1
slt $t3,$t0,$t4
beq $t3,$t2,loop
j exit
getNextFeb:
add $s2,$s0,$s1
sw $s2,0($t1)
addi $t1,$t1,4
jr $ra
exit:
```


- **Binary code:**

```

0010_0000_0001_0000_0000_0000_0000_0000 //addi $s0,$zero,0
0010_0000_0001_0001_0000_0000_0000_0001 //addi $s1,$zero,1
1010_1100_0001_0000_0000_0000_0000_0000 //sw $s0,100($zero)
1010_1100_0001_0001_0000_0000_0000_0100 //sw $s1,104($zero)
0010_0000_0000_1000_0000_0000_0000_0010 //addi $t0, $zero,2
0010_0000_0000_1001_0000_0000_0000_1000 //addi $t1,$zero,108
0010_0000_0000_1010_0000_0000_0000_0001 //addi $t2,$zero,1
0010_0000_0000_1100_0000_0000_0000_1010 //addi $t4,$zero,10
0000_1100_0000_0000_0000_0000_0000_1111 //loop: jal getNextFeb
0000_0010_0010_0000_1000_0000_0010_0000 //add $s0,$s1,$zero
0000_0010_0100_0000_1000_1000_0010_0000 //add $s1,$s2,$zero
0010_0001_0000_1000_0000_0000_0000_0001 //addi $t0,$t0,1
0000_0001_0000_1100_0101_1000_0010_1010 //slt $t3,$t0,$t4
0001_0001_0110_1010_1111_1111_1111_1010 //beq $t3,$t2,loop
0000_1000_0000_0000_0000_0000_0001_0011 //j exit
0000_0010_0001_0001_1001_0000_0010_0000 //getNextFeb: add $s2,$s0,$s1
1010_1101_0011_0010_0000_0000_0000_0000 //sw $s2,0($t1)
0010_0001_0010_1001_0000_0000_0000_0100 //addi $t1,$t1,4
0000_0011_1110_0000_0000_0000_0000_1000 //jr $ra

```

- **Number of clock cycles needed to simulate the program to completion:**

As the loop has 10 instructions including the ones inside getNextFeb and the number of iterations is 8

$$\text{Number of instructions} = 9 + 8 * 10 = 89$$

$$\text{Number of clock cycles} = 89 + 1 = 90$$

$$\text{simulation duration} = 90 * 50 = 4500ns$$

- **Expected output:**

- We use \$t0 as counter for the loop but it starts from 2 and reaches 10 when the loop exits.
- We use \$t1 to store the data memory address which we will write in and increment it by 4 each iteration so we expect it to be the last address we write in + 4 = 140.
- \$t2 and \$t4 will still the same throughout the program execution.
- \$t3 will be set to zero before the loop exits.

- \$s0 will be the 9th Fibonacci number (21).
- \$s1 and \$s2 will be the 10th Fibonacci number (34).
- \$ra will store the return address which is the address of the instruction following the jal instruction.


In “register_file.list” we expect:

1. \$t0 = (10)₁₀ = (A)₁₆
2. \$t1 = (140)₁₀ = (8C)₁₆
3. \$t2 = 1
4. \$t4 = (10)₁₀ = (A)₁₆
5. \$t3 = 0
6. \$s0 = (21)₁₀ = (15)₁₆
7. \$s1 = \$s0 = (34)₁₀ = (22)₁₆


In “data_memory.list” we expect: The numbers (0, 1, 1, 2, 3, 5, 8, 13, 21, 34) to be stored in the memory starting from address 100 to 136.

• Actual Outputs:

- Waveform:



- Register_file.list




The screenshot shows the Visual Studio Code editor with the file 'register_file.list' open. The file path is 'C:\My_Designs\MIPS_Processor\src'. The content of the file is as follows:

```
1 00000000
2 xxxxxxxx
3 xxxxxxxx
4 xxxxxxxx
5 xxxxxxxx
6 xxxxxxxx
7 xxxxxxxx
8 xxxxxxxx
9 0000000a
10 0000000c
11 00000001
12 00000000
13 0000000a
14 xxxxxxxx
15 xxxxxxxx
16 xxxxxxxx
17 00000015
18 00000022
19 00000022
20 xxxxxxxx
21 xxxxxxxx
22 xxxxxxxx
23 xxxxxxxx
24 xxxxxxxx
25 xxxxxxxx
26 xxxxxxxx
27 xxxxxxxx
28 xxxxxxxx
```

The status bar at the bottom indicates 'Ln 17, Col 1 (8 selected)', 'UTF-8', 'CRLF', and 'Plain Text'.

- data_memory.list



The screenshot shows the Visual Studio Code editor with the file 'data_memory.list' open. The file path is 'C:\My_Designs\MIPS_Processor\src'. The content of the file is as follows:

```
98 xx
99 xx
100 xx
101 00
102 00
103 00
104 00
105 00
106 00
107 00
108 01
109 00
110 00
111 00
112 01
113 00
114 00
115 00
116 02
117 00
118 00
119 00
120 03
121 00
122 00
123 00
124 05
125 00
126 00
127 00
128 08
129 00
130 00
131 00
132 0d
133 00
134 00
135 00
136 15
137 00
138 00
139 00
140 22
141 xx
```

The status bar at the bottom indicates 'Ln 1, Col 1', 'UTF-8', 'CRLF', and 'Plain Text'.

5.3 Program #3

- **Program description:**

This program just do some arithmetic and logical operations in addition to the load word instruction.

We manually entered the number $(1A)_{16}$ in “data_memory.list” at address 64 and in “register_file.list” we added:

- $\$t0 = (0A)_{16}$
- $\$t1 = (05)_{16}$
- $\$s1 = (DB)_{16}$

- **Assembly code:**

```
lw $s0 , 64($zero)
sub $t2, $t1, $t0
and $s2, $s1, $s0
nor $s3, $s1, $s0
andi $s4, $s1, 15
sll $s5, $s1, 4
```

- **Binary code:**

```
1000_1100_0001_0000_0000_0000_0100_0000 //lw $s0 , 64($zero)
0000_0001_0010_1000_0101_0000_0010_0010 //sub $t2, $t1, $t0
0000_0010_0011_0000_1001_0000_0010_0100 //and $s2, $s1, $s0
0000_0010_0011_0000_1001_1000_0010_0111 //nor $s3, $s1, $s0
0011_0010_0011_0100_0000_0000_0000_1111 //andi $s4, $s1, 15
0000_0000_0001_0001_1010_1001_0000_0000 //sll $s5, $s1, 4
```

- **Number of clock cycles needed to simulate the program to completion:**

Number of instructions = 6

Number of clock cycles = 6 + 1 = 7

*simulation duration = 7 * 50 = 350ns*

5.3.1 State of Datapath After Each clock Cycle

➤ Instruction #1: [lw \$s0 , 64(\$zero)]




Figure 2 instruction#1 waveform




Figure 3 instruction#1 data memory

```
register_file.list C:\My_Designs\MIPS_Processor\src
1 00000000
2 xxxxxxxx
3 xxxxxxxx
4 xxxxxxxx
5 xxxxxxxx
6 xxxxxxxx
7 xxxxxxxx
8 xxxxxxxx
9 0000000A
10 00000005
11 xxxxxxxx
12 xxxxxxxx
13 xxxxxxxx
14 xxxxxxxx
15 xxxxxxxx
16 xxxxxxxx
17 0000001a
18 000000db
19 xxxxxxxx
20 xxxxxxxx
21 xxxxxxxx
22 xxxxxxxx
23 xxxxxxxx
24 xxxxxxxx
25 xxxxxxxx
26 xxxxxxxx
27 xxxxxxxx
28 xxxxxxxx
29 xxxxxxxx
30 xxxxxxxx
31 xxxxxxxx
32 xxxxxxxx
```

Figure 4 instruction#1 register file

- The content of address 64 inside the data memory is $(1A)_{16}$ as shown in Figure 3, as expected after executing this instruction register \$s0 has the value $(1A)_{16}$ as shown in Figure 4
- Figure 2 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ Instruction #2: [sub \$t2, \$t1, \$t0]




Figure 5 instruction #2 waveform




Figure 6 instruction #2 register file

- As expected after executing this instruction register \$t2 has the value $(FFFFFFfb)_{16}$ which is equal to $(05)_{16} - (0A)_{16}$ as shown in Figure 6.
- Figure 5 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ Instruction #3: [and \$s2, \$s1, \$s0]




Figure 7 instruction #3 waveform




Figure 8 instruction #3 register file

- As expected after executing this instruction register \$s2 has the value $(1A)_{16}$ which is equal to $(1A)_{16} \&\& (DB)_{16}$ as shown in Figure 8.
- Figure 7 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ Instruction #4: [nor \$s3, \$s1, \$s0]




Figure 9 Instruction #4 waveform




Figure 10 instruction #4 register file

- As expected after executing this instruction register \$s3 has the value $(FFFFFF24)_{16}$ which is equal to $(1A)_{16} \sim | (DB)_{16}$ as shown in Figure 10.
- Figure 9 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

➤ Instruction #5: [andi \$s4, \$s1, 15]




Figure 11 Instruction #5 waveform




Figure 12 instruction #5 register file

- Instruction #6: [sll \$s5, \$s1, 4]



- As expected after executing this instruction register \$s5 has the value $(DB0)_{16}$ which is equal to $(DB)_{16}$ shifted by 4 bits as shown in Figure 14.
- Figure 13 shows wave forms of all the internal signal of the datapath after the instruction has finished executing.

6.0 References

- [1] <http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html>
- [2] <http://www.cs.uwm.edu/classes/cs315/Bacon/Lecture/HTML/ch05s03.html>
- [3] https://drive.google.com/open?id=0B6S4xCqu_xTDUzZOX0VjV3p0SjQ