Report


In this assignment, I am working on simulating a set-associative cache with its two writing modes write back and write through, and using the aging algorithm for addresses' replacement. This simulation should read tons of addresses that represent a specific piece of code and return, the number of hits and misses, number of memory reads and writes, number of cache reads and writes, and all of their cycles.

In this report, I am going to compare the situation of cache and how it works in different cases:

- 1-Comparing how effective it is by respecting the spatial locality and how it is not while we don't.
- 2- Comparing different Cache Sizes
- 3- Comparing Different Block Sizes

1-Comparing how effective it is by respecting the spatial locality and how it is not while we don't. In this comparison I want to see how respecting the spatial locality in accessing arrays row by row for example is cache-friendly causing it to avoid a bulk of misses and have a better performance, while not respecting it by accessing the arrays column by column result in cache thrashing with a very big number of misses as shown.


```
abdelrahmanfawzy@abdelrahmanfawzy-VirtualBox:-/Desktop/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 2 64 1024 2 4 8 16
Total Hits: 392997
Memory Read Access Attempts: 310843
Memory Write Access Attempts: 93603
Memory Write Access Attempts: 93606
Total Memory Access Attempts: 93606
Memory Write Access: 1271
Total # of cycles for cache read: 621686
Total # of cycles for cache access: 962726
Total # of cycles for memory read: 24848
Total # of cycles for memory read: 24848
Total # of cycles for memory access: 45184
Misses: 17712
Total Hits: 377733
Memory Read Access Attempts: 310843
Memory Read Access Attempts: 396103
Memory Write Access Attempts: 396103
Memory Write Access Attempts: 396103
Memory Write Access: 13186
Memory Write Access: 13186
Memory Write Access: 13186
Memory Write Access: 13186
Memory Roycles for cache read: 621686
Total # of cycles for cache access: 962726
Total # of cycles for memory access: 161520
Total # of cycles for cache access: 181576
Total # of cycles for memory access: 161520
Total # of cycles for memory access: 161576
Total # of cyc
```



2- Comparing the different cache sizes:

As the cache size increases, the number of indexes that are available for the addresses to be assigned to also increases which effectively reduce the number of misses and consequently a better performance.


It is shown below cases of using different cache sizes.



Calculating the miss rate for the three conditions and making the graph:

Cach size Miss Rate 32 0.67% 256 0.17% 1024 0.14

It appears how big the cache size is gives less miss rate.



3- Comparing Different Block Sizes:

By increasing the block size of the cache for the spatial and sequential localities, the cache will have a high miss penalty for replacement; copying more data from DRAM upon misses However, it has relatively less Miss Rate..

Calculating the miss rate for the three conditions and making the graph:

blocksize	Miss Rate
64	1.3%
256	0.6%
2048	0.09%

```
abdelrahmanfawzy@abdelrahmanfawzy-VirtualBox:-/Desktop/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 4 256 64 2 4 8 16
Total Misses: 3603
Total Misses: 3603
Memory Write Access Attempts: 319043
Memory Write Access Attempts: 390103
Memory Write Access Attempts: 390103
Memory Write Access 1245
Memory Write Access 12845
Memory Write Access: 3245
Memory Write Access: 3245
Memory Write Access: 3805
Total # of cycles for cache read: 52186
Total # of cycles for cache writes: 341040
Total # of cycles for cache writes: 341040
Total # of cycles for memory writes: 49520
Total # of cycles for memory writes: 395250
Total Misses: 2353
Memory Write Access Attempts: 319043
Memory Write Access Attempts: 396103
Memory Write Access Attempts: 39506
Total # of cycles for cache writes: 341040
Total # of cycles for cache saccess: 962226
Total # of cycles for cache writes: 341040
Total # of cycles for memory writes access: 108225
Total # of cycles for memory writes: 34332
Total # of cycles for memory access: 34332
Total # of cycles for memory writes: 34332
Total # of cycles for memory access: 34332
Total # of cycles for memory writes: 34332
Total # of cycles for memory writes: 34332
Total # of cycles
```

