

① Why a Current Source?

↳ a Current Source is an ideal Load

↓
Simply a Large resistor

Without Large resistors drawbacks.

but. Current Source is practically implemented using a MOSFET


↓
Finite $R_{out} = r_o$ and Subtract V_{ov} from the Voltage headroom ☹️

- Set DC bias point accurate
- infinite R_{out} (ac o.c.)
- No DC Voltage drop.
- Small chip area.

② Sink and Source Currents.

- use PMOS to Source Current (from VDD)

- use NMOS to Sink Current (to GND)




③ Bad Current Source. (Where's V_B Comes?)

$$I_B = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_B - V_{TH}^2)$$

$$= \frac{\mu C_{ox}}{2} \frac{W}{L} \left(\frac{R_1}{R_1 + R_2} V_{DD} - V_{TH}^2 \right)$$

Why is Bad?

- Sensitive to PVT
 - V_{DD} varies
 - V_{TH} may vary $\pm 50mV$ (Process Var.)
 - μ varies with Process and Temp.
- even if V_B is stable, I_B will not be stable \rightarrow still depends on V_{TH} , μ , C_{ox} ...



Solution!

- 1 make a golden ref. circuit that generate current I_B insensitive to PVTs \rightarrow not study how. just assume it's there.
- 2 make Copies of this Current.

How to Copy (Mirror) Currents


④ How to Copy (Mirror) Current?

- We normally use transistors to convert V to I
 Now, We need to convert I to $V \rightarrow I_{ref}$ to V_B

using diode connected transistor (M1)

Will convert I_{ref} to V_B

Then (M2) Convert V_B to I_{out} back.



if the 2 transistors are matched
 → they will have same current.

$$\frac{I_{out}}{I_{ref}} = \frac{\frac{\mu C_{ox}}{2} \left(\frac{W}{L}\right)_2 (V_B - V_{TH})^2}{\frac{\mu C_{ox}}{2} \left(\frac{W}{L}\right)_1 (V_B - V_{TH})^2} = \frac{(W/L)_2}{(W/L)_1}$$

I_{out} is insensitive to PVT variations
 But V_B may change due to PVT variations.


⑤ Scale Currents up and down

- Currents can be scaled up or down by connecting unit transistors in

1 Parallel (accurate)

2 Series (not as accurate) → because body effect

Always use matched unit transistors.



⑥ V_{DS} dependance

→ Page 3

- dependance of I_D on V_{DS} introduce two types of errors.

1. M_2 has finite $R_{out} \rightarrow \frac{\Delta V_{out}}{\Delta I_{out}}$, if V_{out} varies
 $\therefore I_{out}$ will vary

2. Even if V_{out} does not vary, $V_{DS1} \neq V_{DS2}$

- We usually scale W (unite transistors) and keep

L equal so $I_1 \approx I_2$

How to Solve V_{DS} dependance?

⑦ Cascode Current mirrors.

- Boosting R_{out} using Cascode will reduce ΔI_{out}

$$\therefore \Delta I_{out} = \frac{\Delta V_{out}}{R_{out}}$$

- But still $V_{DS1} \neq V_{DS2}$ a static error in mirroring ratio -

* Set $V_B = V_{GS3} + V_{GS1}$

$$\rightarrow V_{DS2} = V_{DS1} = V_{GS1}$$

- But how to generate V_B ?

→ using a diode Connection

- if M_3 and M_4 has same V_{GS}

$\therefore M_1$ and M_2 will have same V_{DS}



note: mirroring is done by M_1 and M_2 and the role of M_3 and M_4 is to guarantee.

$$\rightarrow V_{DS1} = V_{DS2}$$

if V_{GS} and V_{DS} are equal.

Current will perfectly mirrored even

if the transistors are NOT in saturation



⑧ Compliance range.

→ Page 4


- Compliance range is: V_{out} range where the Current Source behaves as a Current Source

- **Quiz.**

Assume $V_{TH1,2} = 0,4V$ and $V_{TH3,4} = 0,45V$ (body effect) and $V_{ov} = 0,1V$, Calculate the Current Source Compliance Range.

$$\begin{aligned} \therefore V_{outmin} &= -V_{TH3} + V_{GS3} + V_{GS1} \\ &= -V_{TH3} + V_{TH3} + V_{ov} + V_{TH1} + V_{ov} \\ &= V_{TH1} + 2V_{ov} \\ &= 0,4 + 0,2 = 0,6 \end{aligned}$$

Bad range 😞



- This Problem is due to Large $V_{DS2} = V_{TH1} + V_{ov}$
- the $V_{TH1,2}$ here has no need.
- Solution is --

instead of making $V_{DS2} = V_{DS1}$

We make $V_{DS1} = V_{DS2min}$


But How?

⑨ Wide Swing Current mirrors?

$$* V_{TH3,4} + V_{ov3,4} + V_{ov1,2} < V_B < V_{TH3,4} + V_{TH1,2} + V_{ov1,2}$$

- as long as V_B is in the valid range, $M1 \rightarrow 4$ will be in Sat

- A.k.a. low voltage current mirror



Assume: $V_{TH1,2} = 0.4V$, $V_{TH3,4} = 0.45V$, $V_{ov} = 0.1V$


V_B is set 50mV above its minimum value.

Calculate the Compliance range

$$\begin{aligned} \infty V_{Bmin} &= V_{GS3} + V_{DS2} \\ &= V_{TH3,4} + V_{ov} + V_{ov} \\ &= 0.65V \end{aligned}$$

$$\infty V_B = 0.7$$

$$\begin{aligned} \infty V_{out} &= -V_{TH3,4} + V_{GS3} + V_{DS2} \\ &= -V_{TH3,4} + V_{GS3} + V_B - V_{GS3} \\ &= 0.7 - 0.45 = 0.25V \end{aligned}$$



How to Generate V_B

⑩ The magic Battery,

- Assume M1-M4 have the same $\frac{W}{L}$: $V_B > V_{TH3,4} + 2V_{ov1-4}$

$$V_{ov5} > 2V_{ov1-4} \rightarrow L_5 > 4L_{1-4}$$

- Never select $V_B = V_{Bmin}$ ($L_5 = 4L_{1-4}$)

→ need to drive M1 and M2 a bit more into Sat

→ account for body effect of M3 and M4

⑪ Suber Cascode (Regulated)

- Feedback keeps $V_{DS1} = V_{DS2}$ and boosts R_{out}

$$R_{out} \approx r_{o,super} (1 + g_{m,super} R_f) = r_{o3} (A_{\beta} g_{m3} r_{o2}) \sim A_{\beta} (g_m r_o^2)$$

- Since both V_{GS} and V_{DS} are equal

the mirror works even if M1 and M2 are not in saturation.

12) Wide Swing (Improved)

→ Page 6

* $V_P = V^*$

* $V_{outmin} = -V_{TH} + V_{TH} + 2V^* = 2V^*$


* to design

- assume $L_{CM} = 3L_{min}$

- L_{CASC} depends on

$R_{out} < \text{output swing}$

isolation → if not required use L_{min}



- assume $V_{DS1,2} = V^* \rightarrow V_{GSCH}$

- from $CMIR_L \rightarrow V_{CASC}^* \checkmark$

- $R_{SS} = (g_m r_o)_{CASC} + r_{oCM}$

- $r_{oCM} = \frac{V_A}{I_{CM}} \rightarrow (g_m r_o)_{CASC} \checkmark \rightarrow L_{CASC} \checkmark$

- $I_{ref} * R = V_{GS_{CASC}} + V_{CM}^* - V_{GSCH} \rightarrow R \checkmark$