


① Well defined V_s , ill defined Output level.

- To understand what's the meaning of well and ill output level, let's take examples.

1.1




$$V_{out} = V_{DD} - I_D R_D$$

$$I_D = f(V_{GS})$$

∴ Well defined output level.

1.2



- each transistor M_1, M_2 works as VCCS that generates $I_1 = f(V_{GS1})$ and $I_2 = f(V_{GS2})$

- Now, we have voltage source = V_{DD} and current source = I_1, I_2
∴ To calculate V_{out} use superposition.

1. activate $V_{DD} \rightarrow V_{out}'$
2. activate $I \rightarrow V_{out}''$

$$3. V_{out} = V_{out}' + V_{out}''$$

$$- V_{out}' = V_{DD} (R_{out1} / (R_{out1} + R_{out2}))$$

- V_{out}'' as I_1, I_2 are defined by 2 different voltages V_{GS1}, V_{GS2}
∴ they can not be exactly the same
∴ there's $\Delta I = I_2 - I_1 \propto V_{out}$
∴ $V_{out}'' = \Delta I R_{out}$; $R_{out} = R_{out1} || R_{out2}$

Still where is the problem?

Problem is the **H.I.N** ∴ the output; small ΔI generates large ΔV




- Practically to use the previous amplifier "1.2" you'll need to make one of the current sources defined by the other one.
- the Cap and inductor

can be used but it will take large area and

the inductor will generate other problem so



we can use other tricks here as

- negative feedback
- switches
- Resistances with different ac and DC values.



∴ DC


∴ AC



1.3 SE-5TOTA

1.4 SE-two stage.

Page?




$$V_{out} = V_M = V_{DD} - V_{GS3}$$

$$\therefore V_{GS3} = f(I_D) = f(I_{SS})$$

$$= f(V_B)$$

∴ Well defined output

1.6 FD-Resistive Load




$$V_{out} = f(V_B)$$

∴ Well defined output Level.


- even if we make feedback to this types of Circuits we will ensure M1, M2 always in Saturation, But still M5 in triode.

- So We need a CMFB!!



∴ $M7 - I_D = f(V_B)$ & $M6 - I_D = f(V_{out1})$
 ∴ all defined output Level.


1.7 FD-5TOTA



∴ $I_{D3,4} = f(V_{B1})$
 and $I_{D1,2} = \frac{I_{SS}}{2}$
 $= f(V_{B2})$
 ∴ all defined output Level.

- mismatch will always create a finite error between $I_{D3,4}$ and $\frac{I_{SS}}{2}$

- if $I_{D3,4} > \frac{I_{SS}}{2}$: $I_{D3,4}$ fall to $\frac{I_{SS}}{2}$
 : M3 and M4 enters triode.
 - if $I_{D3,4} < \frac{I_{SS}}{2}$: I_{SS} falls to $I_{D3,4}$
 : M1, M2, M5 enter triode.




- Page 3
- Even this problem is in all FD networks with H.I.N @ the output. Why we use it?
 - * Fully differential Vs. diff input SE output.

- Larger output Swing $\sim 2x$
- No mirror Poles. → higher Speed
- Better CMRR and PSRR.
- Better SNR.
- Better Linearity → lower distortion → 2nd order Canc.
- Easy to analyse. → half Circuit Principle.

② Common mode feedback Loop.

2.1 CMFB is a Negative Feedback System that.

- 1. Sense CM Level
- 2. Compare it to a ref.
- 3. adjust the bias Current to minimize the error



2.2 CM Level Sensing network: Resistive Sensing.

- 1. V_x is the avg. between V_{out1} , V_{out2}
 $\rightarrow V_{out,CM}$

2. Prop. Linear Sensing.


3. Cons:

- Small R will degrade the gain.
- Large R will occupy large area and has large Parasitics.

4. Why we not use trans. as a Large resistance with small area and small Parasitic?


because this resistance is non-linear

∴ Non-Linear Sensing → CM Sensing fails.



1. Example.

The feedback network forces the CM level of V_{out1} and V_{out2} to approach V_{Ref} either by adjust $M4, M5$ or by adjust $M3$.



2.3 CM Level Sensing network: Source followers.

To use resistive sensing without degrading the gain we can use a **CD-Stage**. "buffer"

2. The CD stage.

introduce DC shift

Should be Considered in the Comparison step

$$V_{Ref} \rightarrow V_{Ref} - V_{GS,T8}$$

This means V_{Ref} should enter to exact buffer

4. disadvantages.

1. extra Power Consumption

2. If $V_{out2} \uparrow, V_{out1} \downarrow$

- I_1 must sink both

$$I_x \approx \frac{(V_{out2} - V_{out1})}{R_1 + R_2}$$

Pk to Pk diff output

and I_f

3. If $[R_1 + R_2]$ or I_1 are not sufficiently large

3. I_{Df} drops to zero \rightarrow non-linearity added

To ensure it will not happen.

1. Small $I_x \rightarrow$ Large $R_1, R_2 \rightarrow$ more area, more capacitance

2. Large $I_{1,2} \rightarrow$ more Power Cons.




Fig. Folded Cascode OTA

↳ 3. I_1, I_2 need $V_{\text{compliance}}$

∴ Limited $V_{\text{out, min}} \rightarrow$ Limited Swing.

→ Without CMFB

$$V_{\text{out, min}} = V_{\text{ov3,4}} + V_{\text{ov5,6}}$$

Limited by $M_{3,4}$ and $M_{5,6}$

→ With CMFB

$$V_{\text{out, min}} = V_{\text{TH}} + V_{\text{ov7,8}} + V_{\text{I1,2}}$$

Limited With Sensing Circuit $M_{8,7}$ and $I_{1,2}$

③ Continuous Time CMFB network - Summary

3.1 Resistive Sensing → Low Voltage gain

3.2 Source Followers → Limited Linear range and high Power

3.3 other techniques exist but also suffer from Limited Linear range.

3.4 Designing Continuous-time CMFB Circuits that are both Linear and operate with Low-Power Supply Voltage is not an easy task.

④ Discrete-Time CMFB

4.1 another Popular CMFB technique is discrete time switched-Capacitor CMFB

1. suitable for discrete-time switched Caps Circuits.

2. uses Switches and Capacitors.

3. the Circuit must be refreshed periodically

4.2 Switched Capacitors CMFB

- Reset Phase S_1, S_4 and S_5 Close

↳ Capacitor charged


$$V_C = V_{\text{CH}} - V_{\text{GS6}}$$

- Amplification Phase

S_2 and S_3 Close

$$V_{\text{out, CH}} = V_C + V_{\text{GS5}} = V_{\text{CH}} - V_{\text{GS6}} + V_{\text{GS5}} = V_{\text{CH}}$$

- note $C_1 = C_2 = \text{Small Value}$ to avoid speed ↓



5) CMFB Loop Practical aspects.

Page 6.

5.1 aspects.

1. CMFB Loop must be Carefully analysed.

↳ Draw SS model using (SS half circuit principle)
or (Combine both side in parallel)

↳ Find LG, Gm, PM, etc.

2. We don't need high DC LG for CMFB Loop why?

↳ We not need highly Precise CM level.

3. Ideally CMFB Loop BW should be Close to diff Loop BW

↳ Recover quickly from CM disturbance (e.g. Supply and Coupling noise)

↳ But this means high Power Consumption.

4. Practically Set CMFB bandwidth to 30% of diff Loop BW

∴ for $10\tau_{diff}$ We need $3\tau_{CM}$

∴ 95% of CM disturbance is removed

5.2 CMFB Loop Capacitive Loading.

1. Single stage OTAs are Compensated by large C_L


2. the same C_L Can be used to Compensate the CMFB Loop

3. Caution, the differential and CM Capacitive Loading are not necessarily the same!




$$Y_{CM} = 2sC_L$$

$$Y_{diff} = sC_L/2$$



$$Y_{CM} = 0$$


$$Y_{diff} = sC_L/2$$



$$Y_{CM} = 2sC_2$$

$$Y_{diff} = s(C_1 + C_2)/2$$

7.1



$$LG_{o,CM} = \frac{1}{2} + g_{m,x} * r_{o,p1} * \frac{g_{m,p2}}{g_{m,x}} + \frac{1}{2}$$

$$\omega_{u,CM} = LG_{o,CM} * \frac{1}{r_{o,p1} g_m}$$

7.2

1. Error amp replaced by a wire

2. V_{cm} pinned to $V_{DD} - V_{GS2}$

3. max pk to pk diff swing

$$\approx 4V_T$$

$$4. LG_{o,CM} \approx g_{m2} r_{o2}$$

$$5. LG_{o,diff} = g_{m1} (r_{o1} || r_{o2} || R)$$

$$6. \omega_{u,CM} = LG_{o,CM} * \frac{1}{r_{o2} C_L} = \frac{g_{m2}}{C_L} \cdot \omega_{p2,CM} = \frac{1}{RC_{gg2}}$$

$$7. \omega_{u,diff} = \frac{g_{m1}}{C_L} \cdot \omega_{p2,diff} = \frac{g_{m2}}{C_{gg2}}$$

