


| Spec. | | | |
|----------------------------------|--------------------------|----------------------------------|----------------------|
| Two Stage Miller Compensated OTA | | | |
| Supply voltage | 1.2 | CMIR | 0.2 : 0.6 V |
| Static gain error | $\leq 0.05 \%$ | Output swing | 0.2 - 1 V |
| CMRR @ DC | $\geq 74 \text{ dB}$ | Load | 5 pF |
| Phase margin | $\geq 60 \text{ degree}$ | Buffer CL rise time (10% to 90%) | $\leq 70 \text{ ns}$ |
| OTA current consumption | $\leq 60 \text{ uA}$ | Slew rate (SR) | 5 V/us |

- Steps





General Considerations

- 01 | As CMIR is closer to the GND rail \rightarrow use PMOS input pair for the 1st stage
- 02 | The current mirror load of the second stage should be the same as the current tail of the first stage (PMOS) since they are both current mirrors so the second stage input transistor should be NMOS, Also the VGS of the second stage input pair should be the same as VGS of the current mirror load of first stage (NMOS) to cancel the offset.
- 03 | Assume $C_c = 0.5 C_L = 2.5 \text{ pF}$
- 04 | $\therefore \text{SR} = \frac{I_{B1}}{C_c} = \frac{5}{10^6} \rightarrow I_{B1} = 12.5 \text{ uA} \rightarrow I_{B2} = I_{\text{total}} - I_{B1} = 60 \text{ uA} - 12.5 \text{ uA} = 47.5 \text{ uA}$
- 05 | $\therefore t_{\text{rise}} = 2.2 \tau = 2.2 RC = \frac{2.2}{2\pi BW_{\text{CL}}} = 70 \text{ ns} \rightarrow BW_{\text{CL}} = 5 \text{ MHz}$
- 06 | $\therefore BW_{\text{CL}} = UGF_{\text{CL}} = \frac{g_{m1,2}}{2\pi C_c} = 5 \text{ MHz} \rightarrow g_{m1,2} \geq 78.5 \text{ uS} \rightarrow g_{m1,2} = 125 \text{ uS}$
- 07 | $\therefore A_{\text{VCL}} = \frac{A_{\text{VOL}}}{1 + \beta A_{\text{VOL}}} = \frac{1}{\frac{1}{A_{\text{VOL}}} + 1} = 1 - \frac{1}{A_{\text{VOL}}} \rightarrow \epsilon_s = \left| \frac{\text{Actual} - \text{ideal}}{\text{ideal}} \right| * 100 \rightarrow \frac{0.05}{100} \geq \left| \frac{1 - \frac{1}{A_{\text{VOL}}} - 1}{1} \right| = \frac{1}{A_{\text{VOL}}}$
- 08 | $\therefore A_{\text{VOL}} \geq 2000 = 66 \text{ dB}$





Sizing of M1,2

- 09 | We assign higher gain to the first stage as it has lower current so we can get higher gain easier, also we need higher gain to get high CMRR, also to reduce the input referred noise of the second stage. If we want to get higher gain of the second stage, we should use cascaded devices which limits output swing.
- 10 | $A_{V1} = 65 = 36.02 \text{ dB}$ and $A_{V2} = 31 = 31 \text{ dB}$
- 11 | $\frac{g_{m1,2}}{I_D} = \frac{125 \text{ uS}}{6.25 \text{ uA}} = 20 \frac{\text{S}}{\text{A}} \rightarrow A_{V1} = g_{m1,2} \times R_{\text{out}1} = g_{m1,2} \times r_{o1,2} \parallel r_{o3,4}$
- 12 | Assume $r_{o1,2} = 2r_{o3,4} = r_o \rightarrow A_{V1} = g_{m1,2} \times \frac{r_o}{3} \geq 65 \rightarrow r_{o1,2} = 1.56 \text{ M}\Omega$ and $r_{o3,4} = 780 \text{ K}\Omega$



Sizing of M3,4

13 | $CMIR_L = -V_{SG1,2} + V_{1,2}^* + V_{GS3,4} \leq 0.2 \text{ V} \rightarrow V_{GS3,4} < 0.4 \rightarrow V_{GS3,4} = 0.38 \text{ V}$ and $r_{o3,4} = 780 \text{ k Ohm}$





Sizing of M5,7

14 | Set $L_5 = L_7$ and $V_{GS5} = V_{GS7}$

15 | $CMRR = 5012 = g_{m1,2} \times r_{o1,2} \times g_{m3,4} \times r_{o5} \rightarrow r_{o5} \geq 280 \text{ k Ohm}$

16 | $CMIR_H = -V_{SG1} - V_5^* + V_{DD} > 0.6 \text{ V} \rightarrow V_5^* \leq 300 \text{ mV} \rightarrow \text{Choose } V_5^* = V_7^* = 200 \text{ mV} \rightarrow \frac{g_{m5,7}}{I_D} = 10$




Sizing of M6

17 | Set $V_{SG6} = V_{SG3,4}$ to cancel the systematic offset

18 | For critical damped response : $\frac{G_{m2}}{C_L} = \frac{4G_{m1}}{C_C} \rightarrow G_{m2} = 8 G_{m1} = 1 \text{ mS}$

19 | $A_{V_2} \geq 31 \rightarrow g_{m6} \times R_{out2} = g_{m2} \times r_{o6} \parallel r_{o7} \geq 31$

20 | $r_{o6} \geq 49.76K \text{ Ohm} @ V_{GS6} = 380 \text{ mV}$




- Sizing Summary


| Sizing Summary | | | | | |
|----------------|-----------------------------------|--------------------|---|------------------------------------|---|
| M | M1,2 | M3,4 | M5 | M6 | M7 |
| Rule | 1 st stage input stage | Active load of 1st | Current mirror of 1 st stage | 2 nd stage input device | Current mirror of 2 nd stage |
| L | 4 um | 1.2 um | 400 nm | 240 nm | 400 nm |
| W | 134 um | 3.56 um | 2.51 um | 7.12 um | 9.537 um |

- Results



1. TB and DC Operating Point




2. Differential Small Signal Analysis




3. Common Mode Small Signal Analysis



4. Differential Large Signal Analysis



5. Common Mode Large Signal Analysis



6. STB Analysis

