

Analog Integrated Systems Design.

lec 8: Basics of Switched Capacitor Circuits.

① Switched Cap Circuits.

1. The most popular approach for realizing analog sig processing in CMOS ICs.

2. Analog signals are sampled and stored on capacitors.

1 → Charge is transferred from one cap to another.

2 → discrete time analog sig → need z -transform.

3 → require AAF and smoothing filter when combined with continuous time circuits.


② s -plane vs z -plane

1. Assume $f_s = 1$

→ normalized.

$$|z| = e^{\sigma}$$


$$\angle z = \omega$$



2. RHP in s -plane

maps to outside unit circle

in z -domain



$$z = e^{sT_s} = e^{(\sigma + j\omega)/f_s}$$

3. Why z -transform?

that because sampled systems are periodic in freq domain with 2π distance (period) normalized representation.

∴ 2π is complete circle so, we do not need to plot again for each period.

③ Switched Cap Circuits building blocks.

1. OP Amps (OTA)

- DC gain ≈ 40 to 80 dB

- GBW $\approx > 10 f_s$

- PM $\geq 70^\circ$


- SR, noise, offset.

2 Capacitors.

- Very well matched Cap could be fabricated.
- The absolute error of variation for Cap is less than res.
- Caps dependence on γ and T is much better than res.
- Unit Caps ranged from sub fF to few pF
- Types of Caps
 - Poly insulator Poly \rightarrow not used beyond $\approx 0.18 \mu$
 - Metal insulator Metal \rightarrow Vertical Field
 - Metal oxide Metal \rightarrow Lateral and Vertical Field
 - MosCaps. \rightarrow High density but highly non-linear

- Caps Specs
 - Linear \rightarrow Low Voltage Coeff
 - P.P., H.H., M.H. are good up to 16 bits
 - MosCaps are highly non-linear but it's ok for loss 8 bits
 - Small Parasitics

For P.P. and H.H. \rightarrow bottom plate Cap
 Could be 20% of the desired Cap




3 Switches

- Switches imperfection
 - Input dependent resistance \rightarrow use TG or BS
 - Channel Charge Injection \rightarrow use bottom plate Samp
 - clk feedthrough \rightarrow use diff architecture
 - Non-linear junction Cap \rightarrow use Parasitics insensitive structure


4 Non-overlapping clks.

- Running @ Some freq but they are not simultaneously High.
- Non-overlapping time determined by inverter delays or RC network
 - \rightarrow Sensitive to PVT Variation.
 - \rightarrow High Speed designs use delay Locked Loops



④ Why not CT Continuous time.

Ex: CT integrator



S-domain

$$\frac{V_{out}}{V_{in}} = \frac{1}{C_1 s} = - \frac{1}{R_1 C_1 s}$$

T-domain

$$\frac{V_{in}}{R_1} = - C_1 \frac{dV_{out}}{dt}$$

$$\therefore V_{out} = - \frac{1}{R_1 C_1} \int V_{in} dt$$


$\tau = R_1 C_1$

as Absolute R and C

are highly variable \rightarrow We can not build a precise CT integrator

Solution is DT !!

Switched Capacitor resistor equivalence.



Φ_1 and Φ_2 are non-overlapping Clk.

assume $V_1 > V_2$

\rightarrow @ 1st half period: C_1 is charged with V_1

@ 2nd half period: C_1 is charged with V_2

$$\therefore \Delta Q = C_1 \Delta V = C_1 (V_1 - V_2) \text{ every Clk period}$$

$$\therefore I_{avg} = \frac{\Delta Q}{T} = \frac{C_1 (V_1 - V_2)}{T} = \frac{V_1 - V_2}{R}$$

$$\therefore R = \frac{T}{C_1} = \frac{1}{f_s C_1}$$


DT integrator

$$\tau = R_1 C_2 = \frac{C_2}{f_s C_1}$$

From Crystal osc and PLL


Very precise and fixable

ratio of Caps
 \therefore matched Caps
 \therefore Very precise.




⑤ DT integrator analysis.


Page 4



① Φ_1 (Sample) this circuit has 2 mode ② Φ_2 (update)



We analyze this circuit either in charge domain or voltage domain
But, take care of the charge polarity



1 Charge domain: Total charge in Φ_2 = total charge in Φ_1

$$\therefore Q_{\Phi_2} = -C_2 V_{co}(nT)$$

$$\therefore Q_{\Phi_1} = -C_2 V_{co}(nT-T) + C_1 V_{ci}(nT-T)$$

$$\therefore -C_2 V_{co}(nT) = -C_2 V_{co}(nT-T) + C_1 V_{ci}(nT-T)$$

$$\therefore V_o(n) = V_o(n-1) - \frac{C_1}{C_2} V_i(n-1) \rightarrow \text{normalized by } T$$

$$\boxed{z\{x(n-m)\} = z^{-m} x(z)}$$

$$\therefore V_o(z) = z^{-1} V_o(z) - \frac{C_1}{C_2} z^{-1} V_i(z)$$

$$\therefore H(z) = \frac{V_o(z)}{V_i(z)} = -\frac{C_1}{C_2} \frac{1}{z-1}$$


2 Voltage domain

- replace every charged Cap with an uncharged Cap in Series with a Voltage Source (in Series with same polarity)

- apply superposition


$$V_o(n) = -\frac{C_1}{C_2} V_i(n-1) + V_o(n-1)$$

$$\therefore V_o(z) = z^{-1} V_o(z) - \frac{C_1}{C_2} z^{-1} V_i(z)$$




⑥ CT vs DT Integrator Step response.

Page ⑤




$$V_{out} = -\frac{1}{R_1 C_1} \int V_{in} dt$$



$$V_{out}[n] = -\frac{C_1}{C_2} V_{in}[n-1] + V_{out}[n-1]$$



⑦ CT vs DT Integrator Frequency response



$$\frac{V_{out}(s)}{V_{in}(s)} = -\frac{1}{s R_1 C_1}$$

$$\frac{V_{out}(z)}{V_{in}(z)} = -\frac{C_1}{C_2} \frac{1}{z-1}$$

$z \approx e^{sT} = 1$




unstable System

for f_{in} increases

⑧ Parasitic (stray) Sensitivity.

- The Parasitic (stray) Caps
- Can be problematic if they
- Contribute to Charge Sharing as C_{p1}
- Not Well Controlled




$$H(z) = \frac{C_1 + C_{p1}}{C_2} \frac{1}{z-1}$$


- Partially non-linear due to the DIS Junction Capacitance of the Switches

⑨ Non-Inverting Parasitic-Insensitive

Page 6




The solution idea is:
Parasitic Caps dump their charge to gnd or do not charge at all



→ Shorted
∴ not charged


→ In the sample phase the Cbp is shorted to gnd and Cbp is charged



→ Charge Polarity changed
∴ non-inverting

$$\therefore H(z) = \frac{C_1}{C_2} \frac{z^{-1}}{1 - z^{-1}} = \frac{C_1}{C_2} \frac{1}{z - 1}$$


⑩ Delay Free - Parasitic insensitive




$$V_o(n) = V_o(n-1) - \frac{C_1}{C_2} V_i(n)$$

$$\therefore H(z) = -\frac{C_1}{C_2} \frac{1}{1 - z^{-1}}$$


⑪ Types of Switched Capacitors.



Shunt-type




Series-type



Stray insensitive

- Shunt- and Series-type are simple and cheap to implement
- Stray-insensitive SC requires 2 more switches

Example



Φ₁ Sample/Update

Φ₂ reset C₁

$$H(s) = \frac{C_1}{C_2} \frac{1}{1 - e^{-sT}}$$

Integrating

Integrator




Parasitic Sensitive

⑫ Noise in SC Circuits.

- For Sampled Noise: Noise density increase (noise folding) but total integrated noise power remains constant
- As the Circuit has two mode of operation, it also has 2 noise components (Sampled in Φ₁ and CT in Φ₂)
- SC noise cannot be simulated using AC noise simulation
- use transient noise or noise analysis

$$\Delta Q_{rms}^2 = \Delta Q_1(rms)^2 + \Delta Q_2(rms)^2 = 2kTC$$

$$V_{in}(rms) = \sqrt{\frac{2kT}{C}}$$




⑬ OTA Offset Voltage.

- For the Circuit shown in the previous Page

$$\sum Q(\Phi_1) = (V_o(n) - V_{os})C_2 + V_i(n)C_1$$

$$\sum Q(\Phi_2) = (V_o(n+1) - V_{os})C_2 - V_{os}C_1$$

$$\Rightarrow V_i = 0 \rightarrow V_o(n+1) - V_o(n) = \frac{C_1}{C_2} V_{os} \rightarrow V_o(z) = \frac{C_1}{C_2} \frac{1}{z-1} V_{os}$$



note
that $V_i = 0$

even the circuit has no input
 \therefore the output will change

the output will change till it hits one of the rails
We can solve this using some techniques such

1. Auto-Zeroing.

- AutoZeroing (AZ) eliminates voltage and reduces 1/f noise.

A.k.a Correlated double Sampling


$$\sum Q(\Phi_1) =$$

$$[V_i(n) - V_{os}]C_1 - V_{os}C_2$$

$$\sum Q(\Phi_2) = -V_{os}C_1$$

$$+ (V_o(n+1) - V_{os})C_2$$

$$\therefore H(z) = \frac{V_o(z)}{V_i(z)} = \frac{C_1}{C_2} z^{-1}$$



2. Chopping

Chopping is a technique used to improve accuracy.

- Sensitive signals are modulated to frequency bands where the signal processing is free of errors

- Mitigates the effect of DC offset, flicker noise, etc

- In differential circuits, chopping is implemented easily by alternating between the differential branches