
Analog Integrated Systems Design Lecb: Testing

Page 1

1 DAC Static Testing

- As input 75 Wide range We have many points to test Bo We autamate 7t. by Computer-based test setup
- Most equipment Can be Computer Controlled.
- 2 DAC offset and Grain error
 - measure offset error first then measure gain error.



3 DAC Dynamic Testing.

- Dynamic Characteristic of DAC measured by two ruput 1 Digital Sinusoidal > DAC -> Spectrum analyzer. as It has a Single Tone, So If there are any unwanted Components It Will be Creat.

Spectrum analyzer resolution band-width (RBW)

TS equivalent to FFT bin Siece.

ABP Filter used to measure Rower

FIND Selection to the fine the frequency tange

To log (foll)

To RBW To Controls the moise floor to the floor.

The RBW To Controls the floor to the floor.

The RBW To Controls the floor to the floor.

- SNR: SINoise floor - to log ($\frac{f_{512}}{RBW}$) rote we took - THD = $\frac{1}{20}\log \sqrt{\left(\frac{1-\frac{1}{20}}{20}\right)^2 + \left(\frac{1-\frac{1}{20}}{20}\right)^2 + \cdots + \left(\frac{1}{20}\right)^2}$ the first 5-Haramonic. - SINAD = $\frac{1}{20}\log \sqrt{\left(\frac{-\frac{SNR}{20}}{10^20}\right)^2 + \left(\frac{-\frac{TND}{20}}{20}\right)^2}$


note: all In Unit of dBC

The ratio of update rate to test tone freq must be

non-Integer. other wise the quantifation noise appears as

distortion (i)

2 Step Signal - DAC -> OSCIllos Cope to Plot both Clk and



OIII.1

Settling Time with

respect to Taput (IK

- In mid scale transition all bits are switched, but may not switch Birultaneously (2)

(4) ADC static testing


I the adeal charactristics of ADC as the Line which Connects the Code Centers.

2 measuring Code Centers 75 very difficult. So we define the Charckristics using Code Fransition

3 first point on the CCS @ VISB12

4 Last Point on the CCS & VFS - 1.5 VISA

note. Static Testing Can be done by a Very Slow Signal not only OC




(5) ADC affset and Grain errors. Page (3) Code Erans. Gain error = (111 - Yod -1) 111 Bactual YFS-1,5A 0,5A VOOI Offset error = You - 0.5h Offset error = 0 offset error = Voo1 -0.51 Gain error = 0

Gain error = loox (VIIII-0.5A -1)

(6) Histogram (Code density test:) 1 This test as done by adding ramp signal as analog anput 2 As the ADC as Controlled by a Clk signal, each cheedge define a Conversion Instant. 3 We ensure for ideal Charactristics each Code Sees idealy # no. of Ck edges (4 for example) 4 so rdealy each Gde appears 4 times before Support Changes 5 So of We Plot a Hostogram for Code Us no of - hits (appear) Att of hits > Or'L = -0.5A for each Code 6 we got mon-adealities an actual ccs So, We have Wide Code and narwo lode. I Ta DNI and INI Can be obtained as DNL = Ideal no of hits - actual no-of hits actual no of lits INL = Cum Sum (DNL)

8 no of adeal Thits attesting resolution but ancrease testing time

- (4) Sine Wave Tristogram test.
 - 1 The Thistogram test depends on the linearity of tosting 8ig. 2 usually ramp signal Linearity < 14-bit, So at only used to Measure < 12 bit ADC
 - 3 But we Could have Thigher resolution ADC. So We need a higher Linearity testing signal.
 - 4 Sinewaves Can be generated with extremly Thigh Linearity and low moise with appropriate Filtering.
- (8) ADC Dynamic testing.



- Generating low distortion 8:ngle tone. 5052 Variable to remove a that the parallel Compination of RT and the TUBIT IMPODANCE of DUT TO 50 DE

- The Tuput Zone distortion Should be lode lower the desired accuracy of the measurments

- (a) NTFS (NTFT) and FFT
 - I The DFT operates on a finite Number (H) of digitized Line Simples
 - 2 When these Samples our reported and placed "end-to-end" they cuppeur poriodic 20 th Fransform
 - 3 Practically . FFT is used to Compute DFT
 - 4 The FFT To Simply an algorithm that reduces the mathematical Computations

