

Lec 22: Variability and Mismatch.

① Introduction to PVT Variations.

1 Variations → Manufacturing Variations: Process Variations.
→ Environmental Variations: Voltage and Temperature Vars

2 PVT → Voltage
→ Temperature.
→ Process

3 Variability is a random process modeled using a statistical distribution.

4 Statistical distribution can be
→ Uniform distribution
→ Normal (Gaussian) distribution.

② Process Variations.

1 Variations happens due to tolerance and noise in the machines during the manufacturing.

2 Examples.

A) Threshold Voltage.

- V_{TH} Value depend on dopant Concentration at the channel "gate" region
- We can not Controls the dopant Concentration Precisely: due to random dopant fluctuation "RDF" there will be variations in the V_{TH} Value.

B) Channel Length.

- Variations in channel Length L depends on.
 - 1 lithography Limitations.
 - 2 Varying etch rates.
 - 3 Line edge roughness.

3 Binning: means Faster Parts are rated for higher frequency and sold for more money.

③ Normal "Gaussian" distribution.

Page 2

1. 68, 95, 99.7 rule.
2. 3 Sigma range is usually acceptable.
3. Components replicated millions of times (e.g., memory cells) are designed to tolerate 5-7 Sigma variations.


④ Voltage Variations.

1. Supply Voltage may vary around its nominal value
 - Regulated tolerances.
 - IR drops
 - $L \cdot \frac{di}{dt}$ noise
2. Voltage varies in both space "across chip" and "time"
3. Typically tolerance 10% variation.
4. Usually assume uniform distribution for Voltage Variations
 $V_{DD} = V_{DD, \text{nom}} \pm \Delta V_{DD}$

⑤ Temperature Variations.

1. Ambient ranges.
 - Commercial: 0 to 70°C
 - Industrial: -40 to 85°C
 - Military: -55 to 125°C
2. Junction Temperature may significantly exceed the ambient
→ Commercial parts commonly verified at 125 junction temp.
3. Temperature varies in both space: across chip and time
 - Circuits in a 1mm diameter see nearly the same temperature
 - Temperature varies in time on scale of milliseconds.

4. Drain Current in WI (BI) increases (decreases) with Temp.




⑥ Design Corners.

1. MOS \rightarrow Slow (S)
 \rightarrow Typical / Nominal (T) PMOS
 \rightarrow Fast (F)

2. Voltage \rightarrow $0.9 V_{DD}$ (S)
 $\rightarrow V_{DD}$ (T)
 $\rightarrow 1.1 V_{DD}$ (F)

3. Temperature $\rightarrow 125^\circ\text{C}$ (S)
 $\rightarrow T_0^\circ\text{C}$ (T)
 $\rightarrow 0^\circ\text{C}$ (F)



4. For old technologies we had small number of Corners.

5. For DSM technologies we have Large number "May be thousand" of Corners.

\rightarrow need to experience so that you can identify the important corners.

⑦ Monte-Carlo Simulations.

1. the Worst-Case Corners can be too pessimistic for practical design

\rightarrow Lead to using unnecessary excessive design margins
 \rightarrow results in performance degradation

2. Monte-Carlo generates the statistical dis of the variations

\rightarrow Repeated Simulations with Parameters randomly varied each time

Page 4.
↳ the design margins can be adjusted depending on the required yield

3. yield (Y) is the fraction of manufactured chips that are operational or that works according to the specification

↳ Can tolerate one-sigma, $Y = 68\%$.

↳ Can tolerate two-sigma, $Y = 95\%$.

⑧ Process Variation Classification

1. Lot-to-Lot: a group of wafers can be vary from other groups.

2. (L2L extremes) Process Corners are very pessimistic

3. Wafer-to-Wafer (W2W) → from the same lot

4. Die-to-die (D2D) → intra-die

5. Within-die → intra-die "mismatch"

6. Within-die Variations (WID) are what really matters for most of analog designs.

7. mismatch → modeled using Pelgrom's model
→ Simulated using Monte-Carlo Simulation

⑨ Pelgrom's mismatch model

1. the standard deviation of random within die (WID) Variations is inversely proportional to square root of the transistor area (WL)

2. this makes sense intuitively because variations tend to average out over a larger area.

$$\sigma_{V_{TH}} = \frac{A_{V_{TH}}}{\sqrt{WL}} \quad , \quad \sigma_{\frac{AB}{B}} = \frac{A_B}{\sqrt{WL}} \rightarrow \mu_{Cox} \frac{W}{L}$$

- $A_{V_{TH}}$ and A_B are constants "Pelgrom's Coeff"
↳ determined by foundry by experimental measurements.

- $A_{V_{TH}} \sim 2-5 \text{ mV} \cdot \mu\text{m}$

- $A_B \sim 1-2\% \cdot \mu\text{m}$

⑩ Mismatch in Amplifiers: Offset Voltage

Page 5.

1. Mismatch Circuit model.

* The most important effects in MOS device is V_{TH} mismatch

↳ V_{TH} is a function of doping levels in the channel.



↳ These levels vary randomly from one device to another

* Variation in V_{TH} can be modeled by a DC source at the gate

↳ ΔV_{TH} is a random variable with

$$\sigma_{V_{TH}} = \frac{A V_{TH}}{\sqrt{WL}}$$



$$V_{OV} = V_{GS} - V_{TH0} - \Delta V_{TH}$$



2 Mismatch in diff-pair

* ΔV_{TH} is a random variable with $\sigma_{V_{TH}} = \frac{A V_{TH}}{\sqrt{WL}}$

$$\sigma(V_{TH, tot}) = \sqrt{\sigma_{V_{TH1}}^2 + \sigma_{V_{TH2}}^2} = \sqrt{2} \sigma_{V_{TH}} = V_{OS}$$




⑪ Offset Voltage

1. With $V_{id} = 0$ and perfect symmetry: $\Delta V_{out} = 0$

↳ But in presence of mismatch: $\Delta V_{out} \neq 0$

as it will be amplified and usually will hit the supply rails



2. the input-referred offset Voltage V_{OS} Page 6.
 \rightarrow the input Level that forces the output Voltage to go back to Zero.

3. V_{OS} is random Variable: $\sigma(V_{OS}) = \sigma(\Delta V_{td})$

4. Quiz


Assume PMOS V_{TH} mismatch is σ_p and NMOS σ_n

What is the rms input referred offset Voltage.

Hint \rightarrow the mismatch is usually a small perturbation
 \therefore we can analyze it using small sig model (as noise)

$$\sigma_{OF} = \sqrt{\sigma_n^2 + \sigma_p^2 + \frac{2\sigma_p^2 g_{mp} R_{out}}{g_{mn}^2 R_{out}}}$$

$$= \sqrt{2\sigma_n^2 + 2\sigma_p^2 \frac{g_{mp}}{g_{mn}^2}}$$



(12) Systematic offset

1. Systematic offset is due to design or layout issues rather than random variations.

\rightarrow it can be nulled by proper design and layout

2. One common example is miller OTA

to cancel offset we

must size M_6

such that

$$V_{GS6} = V_{GS3,4}$$

$$V_{out1Q} = V_{in2Q}$$

