
	Analog integrated Circuits.
	Lec 22, Veriability and Mismatch.
(Dantroduction to PYT Variations.
	Introduction to PVT Variations. Lariations Manufacturing Variations.: Process Variations. Lariations Lenvironmental Variations: Voltage and temperature Vars
l	2 PVID 2x Temperature.
8	3 Veriability is a random process moduled using a stastical distribution.
	4 Statistical distribution Can be
	> Uniform distribution > Normal (Gaussian) distribution.
(2) Process Variations.
	1 Variations happens due to tolerance and noise on the machines during the manufacturing.
	2 Examples.
	A) Threshold Voltage.
	- VTH Value depend on dopant Consentration at the Channel "gate" region
	- We Can not Controls the dopant Consentration
	Preside pos due to randon dopant
	fluctuation "RDF" there will be Variations In the VTH Value.
	By Channel Length.
ì	-Variations on Channel Length L depends on. Lithography Limitations. 2 Varying etch rates.
	+ Lithography Limitations.
	2 Varying etch rates.
	3 Line edge roughness.
	3 Binining: means Foster Parts are rated for higher frequency and sold for more money.
	and sold for more money.



Page 3 I Drain Current on WI (FI) Increaser (decreaser) with temp. (6) Design Corners.

1. Mos > typical Inominal (T) PMOS

Fast (F)

Fast (F) 2. Voltage > VDD (F) > 1.1 VDD (F) 3. Temperature > 125°C (F) > 0°C (F) 4 for old technologies we had small number of Corners. 5. For DSM technologies We have Large number "May be thousand of Corners. Ly need to experiance so that you can identify the Important Corners. & Honte-Carlo Dimulations. 1. the Worst - Case Corners Can be Loo Pepimistic for Practical design Lead to using unnecessary excessive design margins
Lead to using unnecessary excessive design margins
Lead to using unnecessary excessive design margins 2. Honte-Carlo generates the statistical dis of the Variabions La Repeated Simulations with Parameters randomly Varied each time

Lythe design margins can be adjusted debending Page H on the required yield

3. yield (Y) 73 the fraction of manufactured Chips
that are opertional or that works according to
the specification

- Can tolerate one-Sigmas Y= 681. - Can tolerate two-Sigmas Y= 951.

(8) Process Variation Classification

1. Lot - to - Lot: a group of waters Can be Vay Srom other groups.

2. (L2L extremes) Process Corners our Very Pessimistic

3. Water to Water (W2W) - from the same Lot

4. Die-to-die (D2D) -> Inter-die

3. Within - die - Intra - die "mismatch"

6. Within - die Variations (WID) are what rely matters for most of analog designs.

I. mismatch T> modered using Pelgram's moder - Simulated using monte- Carlo Simulation

1 Pelgrom's mismatch model

L. the Standard diviation of random Within die (WID) Variations To Inversely Proportional to Equare root of the Eransistor area (WL)

2. this makes sens Intuitively because Variations tend to average out over a larger area.

OVTH = AVTH


TWL

OAB = NB - MCON ?

- AVTH and AB are Constants " Pelgrom's Coeff)
Hodetermined by foundry by experimental measurements.

- Avr ~ 2 - 5 mv. um

- AB ~ 1-27. um



2. the input-referred offset Voltage Yor 1- The input Lovel that forces the output Voltage to go back to Zero. 3. Vos 75 random Variable: O(Vos) = 8(AVed) 4. Quia Assume PHOS VIII mismatch is op and NNOS OD What is the my reput reffered offset Voltage Hint the mismatch is usually a small porturbation to we can analyze it using small sig model (as noise) GOF = 1 GN2+ 6N2 + 26p2 9np Rock VB Vontal Drin Rotat = 1263+262 234 (12) Systematic SAFSet 1. Systematic offset 75 due to design Or Layout 755ues rather than random Variations. La 7t Can be multed by proper design and layout 2. One Common example 73 miller STA to Cancel offset we M3 I M4 Vout I M6

Vin of M1 M2 Ho With Should a Yould HE must sie H6 Such that YG56 = 4653,4 Noutia = Vinza