


① Sampling.

- 1 Converts a Continuous time signal to a discrete time signal
this results a sequence of numbers (Samples)
- 2 Sampling instants are defined by clk sig f_s which controls an electronic switch.
- 3 the Sampled signal is stored as a voltage on a Capacitor.




② Track and Hold

- 1 What we implement practically is a T/H not a S/H

- Switch closed (ON): Track
- Switch open (off): Hold.

- 2 although we refer to this circuit as a S/H

- if we want to implement a real S/H we should place two T/H circuits in series.




③ Tracking Bandwidth.

- 1 Mos technology is naturally suitable for implementing T/H
- 2 the low pass network determines the tracking BW which determines how promptly Vout follow Vin

- 3 Single dependent on Ron → Signal dependent TBW

→ distortion (i)

not a concern if TBW is sufficiently large ($TBW \gg f_{in}$)



$$R_{on} = \frac{1}{\mu C_{ox}} \frac{W}{L} (V_{DD} - V_{TH} - V_{in})$$

④ T/H Speed - Accuracy trade off

- 1 Short L \rightarrow Large W \rightarrow Large V_{ov} and Small $V_{in} \rightarrow$ reduce $R_{on} \rightarrow$ more Speed
- 2 But Large W and $V_{ov} \rightarrow$ Large $Q_{ch} \rightarrow$ Increase T/H error

\therefore Less Accuracy ☹️

$$R_{on} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{DD} - V_{TH} - V_i)} \approx \frac{L^2}{\mu C_{ox} W L (V_{DD} - V_{TH} - V_i)}$$

$$= \frac{L^2}{\mu Q_{ch}}$$

$$\tau = \frac{1}{TBW} = (R_s + R_{on}) C_s$$


If we want Large TBW we need Lower

- C_s : determined by noise
- R_s : by buffer but with High Power Cons.
- R_{on} : large W, Short L, less accuracy.

⑤ Ideal T/H

- 1 Sufficient TBW \rightarrow negligible tracking error.
- 2 Well defined Sampling instant (asserted by clk edge)
- 3 Zero track-mode and Hold mode offset errors


⑥ T/H errors (1)



1 Pedestal stop

When $f_s \rightarrow 1$ the switch is (on) and carry a charge (Q_{ch}) and when $f_s \rightarrow 0$ the switch is (off) and there will be no charge on it.

but where the charge go !!



It may go to C_{hold} and make (ΔV) @ the output $= \frac{Q_i}{C_{hold}}$

B When I_s goes from (1) to (0) the switch's Capacitances are Coupled to the output.

⑦ T1H Pedestal Step.

Clock Feed Through.
 $-\Delta V_{out}^{CF} = \frac{C_{ped}}{C_{ped} + C_{hold}} \Delta V_g$

$$= \frac{C_{ped}}{C_{hold}} \Delta V_g$$


$$= \frac{W C_{olap} V_{DD}}{C_{hold}}$$

Charge Injection

- assume Q_{ch} is distributed equally in the two direction of switch

$$\therefore \frac{Q_{ch}}{2} \text{ goes to } C_{hold} : \Delta V_{out}^{CI} = \frac{Q_{ch}/2}{C_{hold}}$$

$$= \frac{WL C_{ox} (V_{DD} - V_{in} - V_{TH})/2}{C_{hold}}$$



$$V_{Ped} = \frac{W C_{olap} V_{DD} + \frac{WL C_{ox} (V_{DD} - V_{in} - V_{TH})/2}{C_{hold}}}{C_{hold}}$$

Annotations for V_{Ped} :

- ① no V_{in} dependence \therefore offset error
- ② no dependence on V_{in} \therefore offset error
- ③ depend on V_{in} but linearly \therefore gain error
- ④ depend on V_{in} \therefore non-linearly

1 offset and gain error Components are easy to fix.

2 non-linear error Component (V_T) depends non-linearly on V_{in} \therefore distortion ☹

3 CF and CI are Sensitive to Source impedance, C_{hold} , Clk edge.


4 CF Can be Simulated by Spice, But CI Cannot be accurately Simulated with Lumped model.

⑧ Pedestal step edge rate dependance

1 Fast turn off.


$$1 \Delta V = - \frac{C_{gs}}{C_{gs} + C_s} V_{DD} \rightarrow CF$$

$$2 \Delta V = \frac{C_{ox} WL (V_{DD} - V_{TH} - V_i)}{2(C_{gs} + C_s)} \rightarrow CI$$



2. Slow turn off

$$1 \Delta V = \frac{C_{gs}}{C_{gs} + C_s} (V_{in} + V_{TH}) \rightarrow CF$$



$$2 \Delta V = 0 \rightarrow CI$$

Although slow turn off is good for CI and CF but

it's more sensitive to jitter and signal dependent aperture delay

⑨ TH Speed Accuracy Trade off

- Technology scaling improves track and hold performance where.

$$1 \text{ Pedestal error: } \Delta V_{CI} = \frac{Q_{CH}}{2C_s}$$

$$2 \text{ TBW} = \frac{1}{R_{on} C_s} = \frac{\mu Q_{CH}}{L^2 C_s}$$

$$\therefore \frac{\Delta V}{TBW} = \frac{\text{Error}}{\text{Speed}} = \frac{12}{2\mu} \rightarrow \text{as technology scaling reduce } L$$

$\therefore \frac{\Delta V}{TBW}$ enhanced.

We want it small.

How to reduce STH non-linearity !!

⑩ Dummy switches.

- adding dummy switches mitigates switch CI error by.

- when main switch turn on \rightarrow off CLK

the dummies then turn off \rightarrow on

\therefore they need Q_{CH} which


the main switch does not need it

\therefore We ensure no Q_{CH} reaches C_s

- the CI dependance on R_{in} , C_H

and CLK make it difficult

③ C_{in} ensures that the charge sees equal impedance at both sides in split equally.



⑪ Bottom plate Sampling.


Page 5

- add another switch
at the bottom plate

→ the new switch

Charge injection is

independent of V_{in}



→ No non-linear error → no distortion

→ Necessary for more than 8-bit resolution

- When the main switch turns from on → off

the bottom plate switch will be already turned off

∴ no pass for Q_{CH} to the C_{Hold}

- note the charge of bottom plate switch not depend on V_{in}

∴ not non-linear

⑫ Tilt errors (2)

1 Aperture delay: is the delay Δt between Hold Command and Hold action.

$$\infty V_{GS} = \Phi - V_{input}$$

$$\infty \Phi - V_{in} > V_{TH} \rightarrow \text{on}$$

$$\infty \Phi > V_{TH} + V_{in} \rightarrow \text{on}$$



∞ device switch depends on V_i Φ

$$\infty \Delta t = f(V_{in})$$

∞ non-uniform Sampling \rightarrow distortion

\rightarrow Sharp clk edge and small V_{in} mitigate

The delay Variation





2 Aperture jitter is the random Variation in Δt , it causes sample moment to shift position

⑬ Transmission Gate (TGT)

1 R_{on} (TGT) depends on $V_{in} \rightarrow$ Can be reduced by using TGT

which may be indispensable for Low Voltage operation.

but delay mismatch between clk and \bar{clk} cause distortion



⑬ Bootstrapping Principle.


1 Pros: $V_{GS} = \text{Const} = V_{DD}$

- \rightarrow Less R_{on} Variation with $V_{in} \rightarrow$ better linearity
- \rightarrow No need for TGT \rightarrow avoid PMOS large Cap
- \rightarrow Use smaller NMOS switch \rightarrow less clk loading.

2 Conspt: instead of inserting Φ directly on switch we use charged Cap with V_{DD} and connect it between S and G of the switch. $V_{GS} = V_{DD} = \text{Const} \neq f(V_{in})$

Bootstrapping Example (1)

- 1 ☐ Hold Mode: $\Phi = 0$
 ■ C is precharged




07: S/H Circuits

[Y. Chiu, EECT 7327, UTD] 20

Bootstrapping Example (2)

- 2 ☐ Track mode: $\Phi = 1$
 ■ VGS = constant = VDD




Cons of Bootstrapping
 1. Complex, Area, Power
 2. Device reliability
 3. Residual errors due to body effect

07: S/H Circuits

[Y. Chiu, EECT 7327, UTD] 21

Bootstrapping Example (3)

- ☐ Charge pump to drive the NMOS switch with $V_G > V_{DD}$



07: S/H Circuits

[Y. Chiu, EECT 7327, UTD] 22

Jitter vs Phase Noise (1)

Page 8

- Variations in time (jitter) is equivalent to variations in phase (phase noise)

$$V_s = V_o \sin(\omega_s t) = V_o \sin(\theta)$$

$$\theta = \omega_s t = 2\pi f_s t$$

$$\frac{\theta}{2\pi} = \frac{t}{T_s}$$

$$\frac{\Delta\theta}{2\pi} = \frac{\Delta t}{T_s}$$



$$\frac{\sigma_{\theta,rms}}{2\pi} = \frac{\sigma_{t,rms}}{T_s}$$

07: S/H Circuits

24

Jitter vs Phase Noise (2)

- Jitter in time domain is equivalent to Phase Noise in frequency domain.
- Jitter terminology usually used in sampled systems.
- Phase noise terminology usually used in RF systems.
 - Noise density is measured at an offset (f_m) w.r.t. the carrier frequency.
- BPF can reduce jitter levels to around 0.1 psrms.



07: S/H Circuits

[M. Pelgrom, 2017] 25

Jitter Limited SNR (1)

- Timing variations means amplitude variations
- Jitter limits the max attainable SNR


$$A(nT_s + \Delta t(t)) = \hat{A} \sin(\omega \times (nT_s + \Delta t(t)))$$

$$\Delta A(nT_s) = \frac{d\hat{A} \sin(\omega t)}{dt} \times \Delta t(nT_s) = \omega \hat{A} \cos(\omega nT_s) \Delta t(nT_s)$$

$$\sigma_A^2(nT_s) = \left(\frac{dA(nT_s)}{dt} \right)^2 \sigma_t^2 = \omega^2 \hat{A}^2 \cos^2(\omega nT_s) \sigma_t^2$$

$$\sigma_A^2 = \frac{\omega^2 \hat{A}^2 \sigma_t^2}{2}$$

$$SNR = \frac{P_{signal}}{P_{jitter}} = \frac{\hat{A}^2/2}{\sigma_A^2} = \left(\frac{1}{\omega \sigma_t} \right)^2 = \left(\frac{1}{2\pi f \sigma_t} \right)^2 \rightarrow SNR = 20 \log \left(\frac{1}{\omega \sigma_t} \right) - 20 \log \left(\frac{1}{2\pi f \sigma_t} \right)$$



07: S/H Circuits

[M. Pelgrom, 2017] 26