

Analog Integrated Systems Design


Lecture 09 Digital-to-Analog Conversion (1)

Dr. Hesham A. Omran

Integrated Circuits Laboratory (ICL)
Electronics and Communications Eng. Dept.
Faculty of Engineering
Ain Shams University

Resistor String (Ladder) DAC *Unary.*

- ❑ Simply a voltage divider using 2^N identical unit resistors
 - ❑ No. of switches = 2^N (every unit element needs a switch)
 - This is an example of a **unary** (thermometer) DAC ¹ → unary as it depends on unit elements
 - ❑ Monotonicity is guaranteed
 - ❑ The decoder is a bit complex ² → no way Voltage on unit element (m+1) to be lower than Voltage on unit element (m) 😊
- ³ and the no. of switch is large so, routing of this no. of switches is very very difficult. 😞




09: Digital-to-Analog Conversion (1)

[W. Kester, ADI, 2005] 2

R-2R Ladder DAC *Binary.*

- ❑ Current splits equally at each level → Binary weighted currents
- ❑ At each node, looking downward the equivalent impedance is R
 - Each branch can be replaced by a resistance R with no effect on current splitting
- ❑ Current splits equally at each node between the "R" branch and the "2R" branch




09: Digital-to-Analog Conversion (1)

[M. Pelgrom, 2017] 3


R-2R Ladder DAC

- Current splits equally at each node
 - The binary weighted currents are combined by switches
- No. of switches $\sim N$ \rightarrow not complex at routing. 😊
- No complex decoder is required 😊
- Monotonicity is NOT guaranteed \rightarrow Assume $I_{ref} = 8mA$ and Current is not splitting equally at some points 😞

010 \rightarrow 3mA
 011 \rightarrow 5mA
 100 \rightarrow 4mA
 101 \rightarrow 6mA
 110 \rightarrow 7mA



A two-way switch either



09: Digital-to-Analog Conversion (1)


[M. Pelgrom, 2017]

4

or to the output


Current Domain DAC

- Unary implementation: 2^N switches, monotonic, complex decoder



- Binary implementation: $\sim N$ switches, monotonicity not guaranteed

note that in binary of DACs for matching we use 2^N switches but the benefits the routing of switches



09: Digital-to-Analog Conversion (1)

[M. Pelgrom, 2017]


5

Unary (thermometer) Implementation

- No. of elements = 2^N
 - Unit elements can be resistors, capacitors, currents, etc
- No. of switches = 2^N (every unit element needs a switch)
- Monotonicity is guaranteed
- A.k.a. **thermometer code**

$$B_{ii} = \sum_{i=0}^{i=2^N-1} b_i = b_0 + b_1 + b_2 \dots + b_{2^N-1}$$

Unary series: 1,1,1,1,1,1,1...



09: Digital-to-Analog Conversion (1)

[M. Pelgrom, 2017]


6

Binary Implementation

- ❑ No. of elements $\sim N$
 - Note that large elements are still composed of small matched unit elements
- ❑ No. of switches $\sim N$ (**several** unit elements share the same switch)
- ❑ Monotonicity is **NOT** guaranteed
 - Worst case error occurs at mid-scale transition

$$B_b = \sum_{i=0}^{N-1} b_i 2^i = b_0 + b_1 2^1 + b_2 2^2 \dots + b_{N-1} 2^{N-1}$$

Binary series: $2^0, 2^1, 2^2, 2^3, 2^4 \dots 2^{N-1}$



Unary vs Binary

Unary: every time element is added even @ mid-scale	0	-	Errors are mainly due to mismatch	0000	-	Binary: @ mid-scale we use a fully new different elem.
	1	Δ_0		0001	Δ_0	
	11	$\Delta_0 + \Delta_1$		0010	Δ_1	
	111	$\Delta_0 + \Delta_1 + \Delta_2$		0011	$\Delta_0 + \Delta_1$	
	1111	$\Delta_0 + \Delta_1 + \Delta_2 + \Delta_3$		0100	Δ_2	
	11111	$\Delta_0 + \dots + \Delta_4$		0101	$\Delta_0 + \Delta_2$	
	111111	$\Delta_0 + \dots + \Delta_5$		0110	$\Delta_1 + \Delta_2$	
	1111111	$\Delta_0 + \dots + \Delta_6$		0111	$\Delta_0 + \Delta_1 + \Delta_2$	
	11111111	$\Delta_0 + \dots + \Delta_7$		1000	Δ_3	
	111111111	$\Delta_0 + \dots + \Delta_8$		1001	$\Delta_0 + \Delta_3$	
	1111111111	$\Delta_0 + \dots + \Delta_9$		1010	$\Delta_1 + \Delta_3$	
	11111111111	$\Delta_0 + \dots + \Delta_{10}$		1011	$\Delta_0 + \Delta_1 + \Delta_3$	
	111111111111	$\Delta_0 + \dots + \Delta_{11}$		1100	$\Delta_2 + \Delta_3$	
	1111111111111	$\Delta_0 + \dots + \Delta_{12}$		1101	$\Delta_0 + \Delta_2 + \Delta_3$	
	11111111111111	$\Delta_0 + \dots + \Delta_{13}$		1110	$\Delta_1 + \Delta_2 + \Delta_3$	
	111111111111111	$\Delta_0 + \dots + \Delta_{14}$		1111	$\Delta_0 + \Delta_1 + \Delta_2 + \Delta_3$	

Static DAC Errors

- ❑ Static DAC errors mainly due to component mismatch
- ❑ Mismatch can be systematic or random
- ❑ Systematic mismatch (can be reduced by good design and layout)
 - Edge effects in arrays
 - Process gradients
 - Contact resistance
 - Finite current source output resistance
- ❑ Random mismatch
 - Doping, lithography, etc.
 - Often Gaussian distribution (central limit theorem)

Random Mismatch

MOS transistors	$\sigma_{\Delta V_T} = \frac{A_{VT}}{\sqrt{WL}}$	$A_{VT} = 1 \text{ mV}\mu\text{m/nm}$ [74, 91]
MOS transistors	$\frac{\sigma_{\Delta\beta}}{\beta} = \frac{A_\beta}{\sqrt{WL}}$	$A_\beta = 1-2\% \mu\text{m}$ [74, 91]
Bipolar transistors (BiCMOS)	$\sigma_{\Delta V_{be}} = \frac{A_{Vbe}}{\sqrt{WL}}$	$A_{Vbe} = 0.3 \text{ mV}\mu\text{m}$ [90]
Bipolar SiGe		$A_{Vbe} = 1 \text{ mV}\mu\text{m}$ [99]
Diffused/poly resistors	$\frac{\sigma_{\Delta R}}{R} = \frac{A_R}{\sqrt{WL}}$	$A_R = 0.5/5\% \mu\text{m}$
Plate, fringe capacitors	$\frac{\sigma_{\Delta C}}{C} = \frac{A_C}{\sqrt{C \text{ in fF}}}$	$A_C = 0.3 - 0.5\% \sqrt{\text{fF}}$ [78]
Small capacitors <2 fF		$A_C = 0.7\% \sqrt{\text{fF}}$ [82]

Guidelines for Matched Components

- 1 Matching components are of the same material, have the same form, dimensions, and orientation
- 2 The potentials, temperatures, pressures, and other environmental factors are identical
- 3 Currents in components run in parallel, not anti-parallel, or perpendicular
- 4 Only use cross-coupled structures if there is a clear reason for that (e.g., temperature gradient). Identify the heat centers
- 5 Avoid overlay of wiring on matching components.
- 6 Use star-connected wiring for power, clock, and signal
- 7 Apply symmetrical (dummy) structures up to $20 \mu\text{m}$ away from sensitive structures
- 8 Keep supply and ground wiring together and take care that no other circuits dump their return current in a ground line
- 9 Check on voltage drops in power lines
- 10 Stay $200 \mu\text{m}$ away from the die edges to reduce stress from packaging
- 11 Tiling patterns are automatically inserted and can lead to unpredictable coupling, isolation thickness variations, and stress. Do not switch off the tiling pattern generation, but define a symmetrically placed tiling pattern yourself

Normal Distribution

$$p(x) = \frac{1}{\sqrt{2\pi}\sigma} e^{-\frac{(x-\mu)^2}{2\sigma^2}}$$

where:


μ is the expected value and

standard deviation: $\sigma = \sqrt{E(X^2) - \mu^2}$ RMS

$\sigma^2 \rightarrow$ variance

\hookrightarrow mean


or
Expectation



Yield

- Probability calculated numerically by erf (error function)
 - $C = X/\sigma$ is known as confidence interval

$$P(-C \leq X \leq C) = \frac{1}{\sqrt{2\pi}} \int_{-C}^C e^{-\frac{x^2}{2}} dx = \text{erf}\left(\frac{C}{\sqrt{2}}\right)$$



Yield

- Probability calculated numerically by erf (error function)
 - $C = X/\sigma$ is known as confidence interval


X/σ	$P(-X \leq x \leq X) [\%]$	X/σ	$P(-X \leq x \leq X) [\%]$
0.2000	15.8519	2.2000	97.2193
0.4000	31.0843	2.4000	98.3605
0.6000	45.1494	2.6000	99.0678
0.8000	57.6289	2.8000	99.4890
1.0000	68.2689	3.0000	99.7300
1.2000	76.9861	3.2000	99.8628
1.4000	83.8467	3.4000	99.9326
1.6000	89.0401	3.6000	99.9682
1.8000	92.6139	3.8000	99.9855
2.0000	95.4500	4.0000	99.9937

Normal Distribution Example

- Measurements show that the offset voltage of a batch of operational amplifiers follows a Gaussian distribution with $\sigma = 2\text{mV}$ and $\mu = 0$
average or mean
- Find the fraction of opamps with $|V_{os}| < 6\text{mV}$
 - $X/\sigma = 3 \rightarrow 99.73\% \text{ yield}$
- Find the fraction of opamps with $|V_{os}| < 400\mu\text{V}$:
 - $X/\sigma = 0.2 \rightarrow 15.85\% \text{ yield}$

Unary DAC DNL

- Assume the value of the m-th unit element in a unary array is $u(m)$
 - 1 ■ Due to variations: $u(m) = u + du$
 - 2 ■ The standard deviation of mismatch is σ_{du}
 - 3 ■ Expectation (mean): $E[u(m)] = u$ (no systematic errors)
 - 4 ■ Standard deviation: $\sigma[u(m)] = \sigma_{du}$
 - 5 ■ Normalized std deviation: $\sigma_{\frac{du}{u}} = \frac{\sigma_{du}}{u}$
- For any transition in the unary N-bit DAC
 - $DNL = \frac{u(m)}{u} - 1$ (actual - ideal)
 - $E[DNL] = 0$
 - $\sigma[DNL] = \sigma_{DNL} = \frac{\sigma_{du}}{u}$




□ The DNL is independent on no. of bits!

Unary DAC INL

- It can be shown that

$$\sigma_{INL}^2(m) = \frac{m(2^N - m)}{2^N} \sigma_{\frac{du}{u}}^2$$

your location on the array




- Max σ_{INL} occurs at mid transition: $m = \frac{2^N}{2} = 2^{N-1}$

$$\sigma_{INL}^2 = 2^{N-2} \sigma_{\frac{du}{u}}^2 \rightarrow \sigma_{INL} = 2^{\frac{N}{2}-1} \sigma_{\frac{du}{u}}$$

□ σ_{INL} depends on no. of bits

Unary DAC DNL/INL Example

- Note that max σ_{INL} occurs at mid-transition (statistical result)
 - But max INL for every DAC is not necessarily at mid-transition



Unary DAC DNL Example

- Assume a unary N-bit resistor string DAC
- If $\sigma_{dR} = 1\%$, what DNL spec goes into the DAC datasheet so that 99.73 % of all converters meet the spec?

المشاكل هنا بيكون على اننا اشنا اننا بيكونه $\sigma_{DNL} = \frac{\sigma_{dR}}{R}$ وبالنسبة لـ 99.73% من الترانزستورات لا يكون σ_{DNL} متساوي على $\pm 0.03 \text{ LSB}$ يعني عجلت Trans وادج

99.73 % yield $\rightarrow \bar{x}/\sigma = 3$

DNL spec = $3 \times \sigma_{DNL} = 3 \times 1\% = 3\% = \pm 0.03 \text{ LSB}$

Independent of N?!

- There is a flaw in this example. Why?

الحال هنا اننا كنا اشنا اننا بيكونه σ_{DNL} متساوي على $\pm 0.03 \text{ LSB}$ يعني عجلت Trans وادج

نأخذ Test لـ DAC وبالنسبة لـ σ_{DNL} لكن ان Trans متساوي

هنا هو ولكن في الحقيقة الفرق متساوي زي ما عجلت

09: Digital-to-Analog Conversion (1)

[B. Murmann, Stanford, EE315B, 2013] 19

Unary DAC DNL Example

- For N-bit unary DAC we have 2^N elements
- For the DAC to pass the DNL spec, every element must pass
- $P(\text{all elements pass spec}) = P(\text{each element passes the spec})^{2^N}$
- $0.9973 = P_{\text{new}}^{2^N} \rightarrow P_{\text{new}} = (0.9973)^{\frac{1}{2^N}}$
 - N = 8-bit: $P_{\text{new}} = 0.99995708$
 - N = 16-bit: $P_{\text{new}} = 0.99999929$
- calculate modified confidence intervals using MATLAB
 - N = 8-bit: $C = \sqrt{2} * \text{erfinv}(P_{\text{new}}) = 4 \rightarrow \text{DNL spec} = \pm 0.04 \text{ LSB}$
 - N = 16-bit: $C = \sqrt{2} * \text{erfinv}(P_{\text{new}}) = 5 \rightarrow \text{DNL spec} = \pm 0.05 \text{ LSB}$
- For complex DAC architectures, running Monte Carlo simulations in MATLAB may be easier than deriving yield expression

09: Digital-to-Analog Conversion (1)

[B. Murmann, Stanford, EE315B, 2013] 20

Binary DAC DNL

- Worst case transition occurs at mid-scale
 - 100...0 \rightarrow 011...1


$$DNL = \frac{(u_{2^{N-1}} + u_{2^{N-1}+1} + \dots + u_{2^N}) - (u_1 + \dots + u_{2^{N-1}-1})}{u} - 1$$

- All DAC elements are involved in the transition

$$\sigma^2[DNL] = \sigma_{DNL}^2 = (2^N - 1) \frac{\sigma_{du}^2}{u}$$

$$\sigma_{DNL} \approx \sqrt{2^N - 1} \frac{\sigma_{du}}{u}$$

Assume 3-bit DAC \rightarrow Worst Case



$$011 \rightarrow u_1 + u_2 + u_3$$

$$100 \rightarrow u_4 + u_5 + u_6 + u_7$$

$$\therefore DNL = \frac{(u_4 + u_5 + u_6 + u_7) - (u_1 + u_2 + u_3)}{u} - 1$$

$$\text{ideally} = \frac{u}{u} - 1 = 0$$

09: Digital-to-Analog Conversion (1)

21

Binary DAC INL

- Max σ_{INL} same as in unary (at mid-transition)

$$\sigma_{INL}^2 = 2^{N-2} \sigma_{\frac{du}{u}}^2$$


$$\sigma_{INL} = 2^{\frac{N}{2}-1} \sigma_{\frac{du}{u}}$$

Binary DAC DNL/INL Example

- The DNL plot is symmetric
- Worst case DNL occurs at binary transitions

$$2^{N-1}, 2^{N-1} \pm 2^{N-2}, 2^{N-1} \pm 2^{N-2} \pm 2^{N-3}, \dots$$


- The INL shows a repetitive pattern



Unary vs Binary

Ref: C. Lin and K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0.6 μm^2 ," IEEE Journal of Solid-State Circuits, vol. 33, pp. 1948 - 1958, December 1998.


Note: $\sigma_{\epsilon} = 2\%$



Unary vs Binary


Ref: C. Lin and K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0.6 mm²," *IEEE Journal of Solid-State Circuits*, vol. 33, pp. 1948 - 1958, December 1998.

Note: $\sigma_{\epsilon} = 2\%$




Segmentation

- ❑ Use unary for MSBs (N_{unary}) and binary for LSBs (N_{binary})
- ❑ The unary steps must have the accuracy of an LSB
- ❑ Binary errors will appear "periodically" over all unary sections



Segmented DAC



Segmented DAC DNL

- ❑ Use unary for MSBs (N_{unary}) and binary for LSBs (N_{binary})
- ❑ Worst case occurs when LSB DAC turns off (N_{binary}) and one more MSB DAC element turns on
 - Same as binary weighted DAC with ($N_{binary} + 1$) bits

$$\sigma^2[DNL] = \sigma_{DNL}^2 = (2^{N_{binary}+1} - 1) \sigma_{\frac{du}{u}}^2$$

$$\sigma_{DNL} \approx 2^{\frac{N_{binary}+1}{2}} \sigma_{\frac{du}{u}}$$

Segmented DAC INL

- ❑ Max σ_{INL} same as in unary (at mid-transition)

$$\sigma_{INL}^2 = 2^{N-2} \sigma_{\frac{du}{u}}^2$$

$$\sigma_{INL} = 2^{\frac{N}{2}-1} \sigma_{\frac{du}{u}}$$

Same as Unary and Binary

DNL/INL Summary

	σ_{INL}	σ_{DNL}	No. of switches
Unary (thermometer)		$\sigma_{\frac{du}{u}}$	$2^N - 1$
Segmented	$2^{\frac{N}{2}-1} \sigma_{\frac{du}{u}}$	$2^{\frac{N_{binary}+1}{2}} \sigma_{\frac{du}{u}}$	$2^{N_{unary}} - 1 + N_{binary}$
Binary		$2^{\frac{N}{2}} \sigma_{\frac{du}{u}}$	N

Example: $N = 12$, $\sigma_{du/u} = 1\%$

	$\sigma_{INL} (LSB)$	$\sigma_{DNL} (LSB)$	No. of switches
Unary (thermometer)	0.32	0.01	4095
Segmented (6u+6b)		0.11	63 + 6
Segmented (5u+7b)		0.16	31 + 7
Binary		0.64	12

DAC Architectures

	Unary	Binary
Voltage	Resistor string <i>Flash ADC</i>	R-2R <i>Low-performance DAC</i>
Current	Current matrix <i>High bandwidth DAC</i>	Current splitting
Charge/capacitor	Capacitor bank <i>Low power DAC</i>	Capacitor bank
Time	PWM, $\Sigma\Delta$ mod <i>Low bandwidth DAC</i>	Limited by distortion

In italic the main application area is indicated