

### ① The problem.

1 Since Berkeley Spice Simulator in 1970s → there's no major change in analog design flow!

2 Nano-meter transistor models are very complex


3 No systematic analog design process

### ② Why is Transistor Different

1 The transistor is a three terminal device where the voltage between two terminals controls the current flowing into the third terminal.


2 The transistor works as VCCS

### ③ Transistor modeling



1 if there's small change in  $V_{ctrl}$  it results a small change in  $I_{out}$  → this area assumed to be linear

∴ Slope =  $\frac{\Delta I_{out}}{\Delta V_{ctrl}} = g_m$  The Transconductance of Transistor




2 as the VCCS of Transistor is not ideal → there will result an output resistance  $r_o = \frac{V_{out}}{I_{out}}$

3  $r_o = \frac{1}{g_{ds}} = \left( \frac{\Delta I_{out}}{\Delta V_{out}} \right)^{-1} \approx \frac{V_A}{I_Q}$

4  $V_{out} = -g_m V_{ctrl} \times r_o = -g_m V_{in} \times r_o$

Intrinsic  $|A_v| = \frac{V_{out}}{V_{in}} = g_m r_o = \left[ \frac{g_m}{I_Q} \right] V_A$




Intrinsic gain is the max gain can be achieved from transistor

④  $g_m$  Controls the Speed.

$A_v = \frac{V_{out}}{V_{in}} = g_m r_o$

$\tau = r_o C_L$

$BW = \frac{W_p}{2\pi} = \frac{1}{2\pi\tau} = \frac{1}{2\pi r_o C_L}$



$GBW = |A_v| \cdot BW = f_u$  (For a single pole systems) =  $\frac{g_m}{2\pi C_L}$

$\therefore g_m$  Controls the Speed of Amplifier  
Speed  $\uparrow$ ,  $g_m \uparrow$


⑤  $g_m$  Controls the Noise

— We can show that for both MOSFET thermal noise and BJT shot noise

$V_{n,in}^2(f) \propto \frac{1}{g_m}$

$\therefore g_m$  Controls the noise  
Noise  $\downarrow$ ,  $g_m \uparrow$

⑥ We must Pay  $I_Q$  to Buy  $g_m$



1  $\therefore$  Higher slope  $\rightarrow$  Higher  $g_m$

$\therefore$  Higher  $I_Q \rightarrow$  Higher Power Cons.



2  $\therefore g_m \uparrow$ , Speed  $\uparrow$ , Noise  $\downarrow$ , Power  $\uparrow$

3 TE = Transistor efficiency =  $\frac{\text{What you want}}{\text{What you pay}} = \frac{g_m}{I_Q}$

## ⑦ BJT Story.


$$1. I_C = I_S e^{\frac{V_{BE}}{V_T}}$$

exponential characteristics



$$2. \text{ } g_m = \text{slope} = \frac{\partial I_C}{\partial V_{BE}} = \frac{I_C}{V_T} \text{ also exp}$$

$$3. r_E = \frac{g_m}{I_C} = \frac{1}{V_T} \approx \frac{1}{26 \text{ mV}} \approx 38.5 \text{ S/A}$$



Constant (o)

∴ no  $\frac{g_m}{I_C}$  design methodology. (o)

4. The digital Perspective →

How much change in  $V_{CE(sat)}$  ( $V_{BE}$ ) for 10x change

in  $I_C$ ?

this spec called subthreshold slope

$$(S) = \left( \frac{\partial \log_{10} I_C}{\partial V_{BE}} \right)^{-1} = \left( \frac{1}{2.3} \frac{g_m}{I_C} \right)^{-1} \approx 2.3 V_T \approx 60 \frac{\text{mV}}{\text{dec}}$$

5. BJT intrinsic gain

$$V_{out} = -g_m V_{CE(sat)} \times r_o = -g_m V_{in} \times r_o$$

$$|A_{v1}| = \frac{V_{out}}{V_{in}} = g_m r_o = g_m \cdot \frac{V_A}{I_C} = V_A \cdot \frac{g_m}{I_C}$$

$$\therefore |A_{v1}| = \frac{V_A}{V_T} = \text{Const}$$

## ⑧ The old school MOSFET

1. n-type channel region (inversion layer) formed

$$V_{GS} > V_{TH} \rightarrow V_{GS} = V_{TH} + V_{ov}$$

2. The channel is pinched off if  $V_{GD} \leq V_{TH} \leftrightarrow V_{DS} \geq V_{ov}$

3. The simple long channel model is  $I_D = \frac{\mu C_{ox} W}{2 L} V_{ov}^2 = \frac{\mu C_{ox} W}{2 L} (V_{GS} - V_{TH})^2$

4 There's a large deviation between Square-Law and actual characteristics for short channel devices.

5 Short Channel Effects

- ↳ Velocity Saturation
- ↳ mobility degradation

∴  $g_m = \frac{\partial I_D}{\partial V_{GS}}$  is linear at large  $V_{ov}$  = Constant @ Large  $V_{ov}$

6 The Square Law fails to describe Strong-inversion (SI) accurately ☹️

7 The Square Law fails to describe Weak-inversion (WI) Completely ☹️

8  $g_m/I_D$  depends on bias point

- ↳ large in WI
- ↳ small in SI

∴ Tuning MOSFET  $\frac{g_m}{I_D}$  is the core of  $\frac{g_m}{I_D}$  design methodology. 😊



9 Since  $\frac{g_m}{I_D}$  saturates in (WI) we expect  $I_D$  characteristics to be exponentially dependant on  $V_{GS}$  similar to BJT ☹️

⑨ The Subthreshold operation (Weak inversion)

↳ In Weak inversion we still have the depletion region

∴ MOS Structure will be

↳ MOS behave as BJT with its base coupled to the gate through Capacitive divider



$$V_{BE} = V_{GS} \frac{C_{ox}}{C_{ox} + C_{dep}} = \frac{V_{GS}}{n} \rightarrow n = \frac{C_{ox} + C_{dep}}{C_{ox}} > 1 \rightarrow I_D = I_{off} e^{\frac{V_{GS}}{n V_T}}$$



### 3 MOS Intrinsic Gain

→ Page 5

$$|A_v| = g_m r_o = \left( \frac{g_m}{I_D} \right) (V_A) r_o = f(L)$$

→ higher  $\frac{g_m}{I_D}$  higher  $|A_v|$

until!!

Subthreshold region where  $\frac{g_m}{I_D}$  saturate 😞

4 Operation in WI → max  $k_i$  😊  
 →  $I_D \exp \downarrow \rightarrow g_m \exp \downarrow \rightarrow f_u \exp \downarrow$  😞  
 → to keep  $I_{sub} I_D$  and  $g_m \rightarrow W \exp \uparrow \rightarrow Area \exp \uparrow$  😞  
 (hint Area  $\uparrow$ , Parasitics  $\uparrow$ ,  $f_u \downarrow$  again 😞)

### 10 Operation in MI

1 Operation in MI is becoming increasingly Popular  
 where, we can reap WI benefits

High  $\frac{g_m}{I_D}$

High  $\frac{g_m}{g_{ds}}$

Some degradation in speed is ok  
 where the short channel MOS are already fast

2 in MI no simple model exists 😞!!

### 11 MOS Design Problem.

\* MOS is a function of five param

1  $V_{SB}$ : increasing  $V_{SB}$  increase  $V_{TH}$   
 usually  $V_{SB}$  is not a designer DoF  
 it's imposed by circuit topology.

$V_{GS} \rightarrow V_{CCS}$   
 $V_{DS} \rightarrow r_o$   
 $V_{SB} \rightarrow V_{TH}$   
 $L \rightarrow \text{speed}$   
 $W \rightarrow I_D \text{ given all Voltage Const}$

2  $V_{DS} \rightarrow$  ideally  $V_{DS}$  should not affect  $I_D \rightarrow$  Page 6

$\therefore$  MOS is a VCCS for  $V_{DS} > V_{DSat}$

- But practically increasing  $V_{DS}$  increases  $I_D$   $\begin{matrix} \nearrow \text{CLM} \\ \searrow \text{DIBL} \end{matrix}$

-  $V_{DS}$  effect modeled by  $r_o = \frac{V_A}{I_D}$

-  $V_{DS} \uparrow, V_A \uparrow, r_o \uparrow$  as we go deeper into Sat.

- We need large  $V_{DS}$  (much larger than)  $V_{DSat}$  to notice the difference of  $V_A$  ( $r_o$ )

-  $V_{DSat}$  and  $V^*$

for the Square Law

$$\frac{\partial}{\partial I_D} = \frac{2}{V_{ov}} \rightarrow V_{ov} = \frac{2}{\partial / I_D}$$

We define new Param inspired by  $V_{ov}$

$$V^* = \frac{2}{\partial / I_D} \text{ Computed from Simulation}$$

$\rightarrow$  it's valid in all region

-  $V^*$  is always larger than  $V_{DSat}$  😊

so it can be used as an estimate for saturation

- it's guarantee biasing a little deeper into Sat.

$V_{DS}$  is set to  $V^* + V_{DSat}$  - margin

3  $V_{GS}$  is the Primary Voltage Controlling the device behaviour

- So  $V_{GS}$  is the Primary Voltage Controlling  $I_D$  (VCCS)

- in analog ICs, we usually set the bias current rather than

Setting the bias Voltage ( $V_{GS}$ )  $\rightarrow$  Current mirror biasing  
 $\therefore$  replace  $V_{GS}$  by  $I_D$  in the Dofs list

#### 4 Length (L)

→ Page 7

- shorter L allows smaller area and higher speed
- but analog designers usually tend to use relatively long L

use shorter L if  
you want



use longer L if  
you want

1 Smaller Area → Smaller  $C_{op}$

2 High Speed (high  $f_T = \frac{g_m}{2\pi C_{gg}}$ )

1 High gain (high  $V_A$ )

\* Must have large  $V_{ov}$ -margin

2 less random mismatch

3 low flicker noise

#### 5 Width (W)

- Choosing W is one of the most difficult tasks
- the choice of W is affected by
  - ↑ How much  $\frac{g_m}{I_D}$  do you want
  - How much L do you use
  - ↓ How much  $I_D$  do you have
- the search range of W is very large.
- The meaningful search range depends on  $\frac{g_m}{I_D}$ , L, and  $I_D$

#### (12) The $g_m/I_D$ design methodology.

- 1 What we care most about is the (TE) on  $\frac{g_m}{I_D}$  where  $\frac{g_m}{I_D}$  captures the relation between the basic function  $I_D$  of the transistor ( $g_m$ ) and the most valuable resource (Power Consumption  $I_D$ )

Replace W by  $\frac{g_m}{I_D}$  in the DofS



# Think gm/ID!

## Use small gm/ID if you want

- Strong-inversion (SI) biasing
- Small gm (for a given ID)
  - Devices whose gm do NOT contribute to gain (Ex: active loads)
- Small area
- Small capacitance
- High speed
- Large  $V_A$  (large  $r_o$ )
  - The gate has better control on channel (VDS effect is less)

## Use large gm/ID if you want



- Moderate inversion (MI) or weak-inversion (WI) biasing
- Large gm (for a given ID)
  - Devices whose gm do contribute to gain (Ex: input stage and cascode devices)
- High efficiency
  - Low power consumption (low ID) for a given speed or noise spec (gm spec)
- Less random mismatch
  - Large gm/ID implies larger W (larger area) (beware of exceptions due to non-uniform doping profile)
- Low flicker noise
  - Large gm/ID implies larger W (larger area)
- Large input range and/or output swing
  - Large gm/ID implies small  $V^*$

## gm/ID and Gain

$$g_m r_o = \frac{g_m}{I_D} \cdot V_A$$

- ☐ For high intrinsic gain go for high gm/ID
- ☐ But beware that  $V_A$  (and consequently  $r_o$ ) decreases as you go in WI
  - The gate has less control in WI
  - The effect of VDS on ID increases


$(g_m \cdot r_o)$  Saturate





## gm/ID and Gain


$$|A_v| = g_{m1}(r_{o1} || r_{o2}) = \frac{g_{m1}}{g_{ds1} + g_{ds2}} = \frac{(g_m/I_D)_1}{\frac{1}{V_{A1}} + \frac{1}{V_{A2}}}$$



- From gain perspective
  - A large gm/ID may be good for M1
  - But a small gm/ID is better for M2 (higher  $V_{A2}$ )
- Generally, from gain perspective
  - Use large gm/ID for transistors whose  $g_m$  contribute to the gain
    - Ex: input stage and cascode devices
  - Use small gm/ID for transistors whose  $g_m$  do not contribute to gain
    - Ex: active loads

## gm/ID and Thermal Noise

$$v_{n,in}^2(f) \approx \frac{4kT\gamma}{g_{m1}} \left( 1 + \frac{g_{m2}}{g_{m1}} \right)$$



- From noise perspective
  - A large gm/ID is good for M1
  - But a small gm/ID is better for M2 (higher  $V_{A2}$ )
- Generally, from noise perspective
  - Use large gm/ID for transistors whose  $g_m$  contribute to gain
    - Ex: input stage and cascode devices
  - Use small gm/ID for transistors whose  $g_m$  do not contribute to gain
    - Ex: active loads

## From gm/ID to W

- ❑ The problem is that you cannot plugin gm/ID in the simulator


- Side note: you can directly plugin gm/ID in the Analog Designer's Toolbox (ADT) 😊

- ❑ The good news is that ID is always proportional to W:  $I_D \propto W$

- This holds for both long and short channel devices
- This holds for all operating regions (WI, MI, SI)
- Simply, the wider the street (the channel) the more cars (electrons) can pass




- ❑ The exception is narrow-width devices 😞

- But they are seldom used in analog as they will have excessive mismatch and excessive flicker noise 😊



## From gm/ID to W

- ❑ Assume a reference device with Width = W
- ❑ For a given L, there is one-to-one correspondence between VGS and ID
- ❑ And there is one-to-one correspondence between gm/ID and VGS
  - Points to the left of the max gm/ID are discarded
- ❑ Thus, there is one-to-one correspondence between gm/ID and ID
- ❑ Similarly, we can plot any other parameter vs gm/ID




# From gm/ID to W

$$I_D \propto W$$

❑ Apply cross multiplication

Ref Device	ID (from chart or look-up table)	W (reference device width)
Design Problem	IDx (defined in problem DOFs)	Wx = ?

$$W_x = W \times \frac{I_{Dx}}{I_D}$$



## Recapping MOSFET DOFs

Original	The Old-School	The gm/ID Methodology
W	Vov (square law)	gm/ID (use charts or LUTs to get W)
L	L (get a rough estimate for $V_A = 1/\lambda$ )	L (use charts or LUTs)
VGS	ID (current mirror biasing)	ID (current mirror biasing)
VDS	VDS = Vov + VDsatsat_margin (get a rough estimate for VDsatsat_margin)	VDS = VDsatsat + VDsatsat_margin (taken into account by using charts or LUTs)
VSBS	Forced by topology (use simple model or ignore)	Forced by topology (taken into account by using charts or LUTs)