


Analog Integrated Circuits Designs

Single Ended Two Stage Miller Compensated OTA

Design No. 1			
A_v	$\geq 66 \text{ dB}$	PM	$\geq 60^\circ$
UGF	$\geq 50 \text{ MHz}$	CL	1 pF
Power Consumption	$\leq 1 \text{ mW}$	Reference Current	10 uA

01 | Since no constraints on CMIR \rightarrow Choose PMOS input devices as they give better matching







02 | General considerations

- $C_L = \alpha \times C_C \rightarrow$ Choose $\alpha = 2$
- $C_C = \beta \times C_{GS6} \rightarrow$ Choose $\beta = 5$
- $\omega_{p2}/\omega_u = \gamma \rightarrow$ Choose $\gamma = 4 \rightarrow$ Fastest Settling time without peaking

M6 Sizing





$$03 \mid \omega_u = \omega_{p2}/\gamma \approx (g_{m6}/2\pi \times C_L)(1/\gamma) = (g_{m6}/2\pi \times C_{GS6})(1/\alpha \times \beta \times \gamma) = f_{T6}(1/\alpha \times \beta \times \gamma) = f_{T6}/40$$

$$04 \mid \text{Bias } M_6 @ I_D \rightarrow g_{m6}/I_D = 16 \rightarrow L_6 = 420 \text{ nm} \rightarrow I_{D6} = 105.7 \text{ uA} \rightarrow W_6 = 25.4 \text{ um}, g_{m6} = 1.688 \text{ mS}, r_{o6} = 39 \text{ k}\Omega$$



Sizing of Current Mirror M5

05 | Since no spec on CMRR \rightarrow Assume relatively long $L_5 = 2 \text{ um}$ and bias it in SI g_{m5}/I_D 10 to get better mirroring







06 | $\because A_{V2} = g_{m6} \times r_{o6} \parallel r_{o5} = 50 \rightarrow A_{V1} = A_{V2} = 40$

Sizing of M3, M4

07 | $\because \omega_{p2}/\omega_u = 4 \rightarrow g_{m6}/g_{m1} = 8 \rightarrow g_{m1} = 210 \mu S$

08 | Biasing it in WI $g_{m1}/I_D = 19$ to maximize efficiency $\rightarrow I_{D1} = 11 \mu A \rightarrow I_{B1} = 22 \mu A$





09 | Set $L_{3,4} = L_6 = 420 \text{ nm} \rightarrow g_{m3,4}/I_D = g_{m6}/I_D \rightarrow$ Cancel systematic offset $\rightarrow W_{3,4} = 2.7 \mu m \rightarrow r_{o3,4} = 310 \text{ k}\Omega$



10 | $A_{V1} = g_{m1} \times r_{o1,2} \parallel r_{o3,4} = 40 \rightarrow r_{o1,2} = 495 \text{ k}\Omega \rightarrow g_{m1}/g_{ds} = 105$



Sizing of M1, M2

11 | $\because g_{m1}/I_D = 19$ and $g_{m1}/g_{ds} = 105 \rightarrow L_{1,2} = 1.3 \mu m \rightarrow W_{1,2} = 57.5 \mu m, V_{SG1,2} = 315.5 \text{ mV}$



Sizing of Current Mirror M7

$12 | I_{D7} = 2I_{D1} = 22 \mu A \rightarrow$ Assume relatively long $L_5 = 2 \mu m$ and bias it in $SI^{g_{m7}}/I_{D7}$ 10 to get better mirroring




Sizing Summary


	M1	M2	M3	M4	M5	M6	M7
L	1.3 μm	1.3 μm	420 nm	420 nm	2 μm	420 nm	2 μm
W	57.5 μm	57.5 μm	2.7 μm	2.7 μm	112.2 μm	25.4 μm	23.61 μm
gmoverID	19	19	16	16	10	16	10

Test Bench and Results


01 | Test Bench




02 | DC Operating Points




03 | CM Input Range




04 | AC Open loop



05 | Common Mood Rejection Ratio



06 | AC Closed Loop



Results Summary

Spec	Required	Achieved
Av	≥ 66 dB	66 dB
UGF	≥ 50 MHz	58 MHz
Power Consumption	≤ 1 mW	150 uW
PM	$\geq 60^\circ$	62.5°