


Analog Integrated Circuits Designs

Single Ended Two Stage Miller Compensated OTA

Design No. 2			
A_v	≥ 54 dB	PM	$\geq 60^\circ$
UGF	≥ 300 MHz	CL	1 pF
Power Consumption	≤ 1 mW	Reference Current	10 μ A

01 | Since no constraints on CMIR \rightarrow Choose PMOS input devices as they give better matching







02 | General considerations

- $C_L = \alpha \times C_C \rightarrow$ Choose $\alpha = 2$
- $C_C = \beta \times C_{GS6} \rightarrow$ Choose $\beta = 5$
- $\omega_{p2}/\omega_u = \gamma \rightarrow$ Choose $\gamma = 4 \rightarrow$ Fastest Settling time without peaking

M6 Sizing





$$03 \mid \omega_u = \omega_{p2}/\gamma \approx (g_{m6}/2\pi \times C_L)(1/\gamma) = (g_{m6}/2\pi \times C_{GS6})(1/\alpha \times \beta \times \gamma) = f_{T6}(1/\alpha \times \beta \times \gamma) = f_{T6}/40$$

$$04 \mid \text{Bias } M_6 @ MI \rightarrow g_{m6}/I_{D6} = 16 \rightarrow L_6 = 180 \text{ nm} \rightarrow I_{D6} = 621.8 \mu\text{A} \rightarrow W_6 = 60.7 \mu\text{m}, g_{m6} = 9.933 \text{ mS}, r_{o6} = 4.6 \text{ k}\Omega$$



Sizing of Current Mirror M5

05 | Since no spec on CMRR \rightarrow Assume relatively long $L_5 = 500$ nm and bias it in $SI^{g_{m5}}/I_{D5}$ 10 to get better mirroring







06 | $\because A_{V2} = g_{m6} \times r_{o6} \parallel r_{o5} = 31 \rightarrow A_{V1} = \frac{A_V}{A_{V2}} = 16.5$

Sizing of M1, M2

07 | $\because \omega_{p2}/\omega_u = 4 \rightarrow g_{m6}/g_{m1} = 8 \rightarrow g_{m1} = 1.241 \text{ mS}$

08 | Choose short $L = 200 \text{ nm}$ for input device to avoid closed loop capacitive loading


09 | Biasing it in $W I_{D1}^{g_{m1}} = 19$ to maximize efficiency $\rightarrow I_{D1} = 65.3 \text{ uA} \rightarrow I_{B1} = 130.6 \text{ uA}$



Sizing of M3, M4


10 | Set $L_{3,4} = L_6 = 180 \text{ nm} \rightarrow$ and $g_{m3,4}/I_{D1} = g_{m6}/I_{D1} = 16 \rightarrow W_{3,4} = 6.6 \text{ um} \rightarrow r_{o3,4} = 37.7 \text{ k}\Omega$

11 | $A_{V1} = g_{m1} \times r_{o1,2} \parallel r_{o3,4} = 19 \rightarrow A_V = 589$



Sizing of Current Mirror M7

12 | $I_{D7} = 2I_{D1} = 130.6 \mu A \rightarrow$ Assume relatively long $L_5 = 500 \text{ nm}$ and bias it in SI^{g_{m7}/I_D} 10 to get better mirroring




Sizing Summary


	M1	M2	M3	M4	M5	M6	M7
L	200 nm	200 nm	180 nm	180 nm	500 nm	180 nm	500 nm
W	54.3 μm	54.3 μm	6.6 μm	6.6 μm	153.5 μm	60.7 μm	33.1 μm
gmoverID	19	19	16	16	10	16	10

Test Bench and Results


01 | Test Bench




02 | DC Operating Points




03 | CM Input Range




04 | AC Open loop



05 | Common Mood Rejection Ratio



06 | AC Closed Loop



Results Summary

Spec	Required	Achieved
Av	≥ 54 dB	55.9 dB
UGF	≥ 300 MHz	326 MHz
Power Consumption	≤ 1 mW	880 uW
PM	$\geq 60^\circ$	70°