ALSU Design: -

Interface code:

Configuration object code:

Design code:

```
    ■ ALSU_if.sv 
    ■ ALSU.sv 
    X ■ ALSU_sequenceitem_pkg.sv
                                                             ≡ ALSU_sequence_pkg.sv
                                                                                      ≡ ALSU_agent_pkg.sv
D: \gt new hard \gt Sessions Digital verification \gt Assignment 6 \gt \equiv ALSU.sv
  1 module ALSU(ALSU if.DUT ALSUif);
      parameter INPUT_PRIORITY = "A";
      parameter FULL ADDER = "ON";
      logic clk,rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
      logic [2:0] opcode;
      logic signed [2:0] A, B;
      logic [15:0] leds;
      assign A=ALSUif.A;
    assign B=ALSUif.B ;
 assign cin=ALSUif.cin;
 14 assign serial_in=ALSUif.serial in ;
      assign red_op_A=ALSUif.red_op_A;
 16 assign red_op_B=ALSUif.red_op_B;
 17 assign opcode=ALSUif.opcode;
    assign bypass_A=ALSUif.bypass_A;
      assign bypass_B=ALSUif.bypass_B ;
 20 assign clk=ALSUif.clk;
 21 assign rst=ALSUif.rst;
      assign direction=ALSUif.direction;
      assign ALSUif.out=out;
    assign ALSUif.leds=leds;
      logic cin_reg,red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
      logic [2:0] opcode_reg;
      logic signed [2:0] A_reg, B_reg;
      logic invalid_red_op, invalid_opcode, invalid;
      assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
      assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
      assign invalid = ((bypass_A_reg||bypass_B_reg))?0:(invalid_red_op | invalid_opcode);
      always @(posedge clk or posedge rst) begin
       if(rst) begin
           cin_reg <= 0;
            red_op_B_reg <= 0;</pre>
            red_op_A_reg <= 0;</pre>
            bypass_B_reg <= 0;</pre>
           bypass_A_reg <= 0;
           direction_reg <= 0;
           serial_in_reg <= 0;
           opcode_reg <= 0;
           A_reg <= 0;
           B_reg <= 0;
           cin_reg <= cin;</pre>
            red_op_B_reg <= red_op_B;</pre>
            red_op_A_reg <= red_op_A;</pre>
           bypass_B_reg <= bypass_B;</pre>
            bypass_A_reg <= bypass_A;</pre>
            direction_reg <= direction;</pre>
            serial_in_reg <= serial_in;</pre>
            opcode_reg <= opcode;
            A_reg <= A;
            B_reg <= B;
```

```
always @(posedge clk or posedge rst) begin
   leds <= 0;
    if (invalid)
      leds <= ~leds;
       leds <= 0;
always @(posedge clk or posedge rst) begin
  out <= 0;
   if (bypass_A_reg && bypass_B_reg)
    out <= (INPUT PRIORITY == "A")? A_reg: B_reg;
   else if (bypass_A_reg)
     out <= A_reg;
   else if (bypass_B_reg)
     out <= B_reg;
   else if (invalid)
   else begin
       case (opcode_reg) //Adding The opcode_reg instead of opcode
          3'h0: begin //BUG in design performing AND instead of OR
           if (red_op_A_reg && red_op_B_reg)
             out = (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
            else if (red_op_A_reg)
             out <= |A_reg;
            else if (red_op_B_reg)
             out <= |B_reg;
             out <= A reg | B reg;
           if (red_op_A_reg && red_op_B_reg)
             out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
            else if (red_op_A_reg)
             out <= ^A_reg;
            else if (red op B reg)
             out <= ^B_reg;
              out <= A_reg ^ B_reg;
          3'h2:begin //Adding FULL_ADDER condition for carry in
           if(FULL_ADDER) out <= A_reg + B_reg +cin_reg;</pre>
           else out <= A_reg + B_reg;
          3'h3: out <= A_reg * B_reg;</pre>
          3'h4: begin
            if (direction reg)
             out <= {out[4:0], serial_in_reg};</pre>
              out <= {serial_in_reg, out[5:1]};</pre>
          if (direction_reg)
            out <= {out[4:0], out[5]};
             out <= {out[0], out[5:1]};
endmodule
```

Sequence Item Package code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_sequenceitem_pkg.sv
      package ALSU_sequenceitem_pkg;
      import uvm pkg::*;
      typedef enum {OR,XOR,ADD,MUL,SHIFT,ROTATE,INVALID 6,INVALID 7} opcode e;
      parameter MAX_POS = 3;
      parameter ZERO=0;
      parameter MAX_NEG = -4;
      `uvm_object_utils(MySequenceItem)
     rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
     rand opcode_e opcode;
 16    rand opcode_e opcode_valid[6];
    rand logic signed [2:0] A,B; logic [15:0] leds;
     function new(string name = "MySequenceItem");
      super.new(name);
     function string convert2string();
          return $sformatf("rst=0b%0b,serial_in=0b%0b,direction=0b%0b,cin=0b%0b,bypassA=0b%0b,bypassB=0b%0b,\
      redopA=0b%0b,redopB=0b%0b,opcode=0b%0b,A=0b%0b,B=0b%0b,out=0b%0b,leds=0b%0b",
        rst, serial_in, direction, cin, bypass_A, bypass_B,
          red_op_A, red_op_B, opcode, A, B, out, leds);
      function string convert2string_stimulus();
        return $sformatf("rst=0b%0b,serial_in=0b%0b,direction=0b%0b,cin=0b%0b,bypassA=0b%0b,bypassB=0b%0b,\
          rst, serial_in, direction, cin, bypass_A, bypass_B,
          red_op_A, red_op_B, opcode, A, B);
        if(((opcode==OR)||(opcode==XOR))&&red_op_A) {
                  A dist{[1:2]:=20,-1:=20,-2:=20,-4:=20,0:=5,3:=5,-1:=5,-3:=5};
                  B dist{0:=90,1:=10};
          else if (((opcode==OR)||(opcode==XOR))&&red_op_B) {
                  B dist{[1:2]:=20,-1:=20,-2:=20,-4:=20,0:=5,3:=5,-1:=5,-3:=5};
                  A dist{0:=90,1:=10};
          else if((opcode==ADD)||(opcode==MUL)) {
                  A dist {MAX_NEG:=50,ZERO:=50,MAX_POS:=50, [1:2]:=10,[-3:-1]:=10};
                  B dist {MAX_NEG:=50,ZERO:=50,MAX_POS:=50, [1:2]:=10,[-3:-1]:=10};
          else if((opcode==SHIFT)||(opcode==ROTATE)){
              red_op_A dist {0:=90,1:=10};
              red_op_B dist {0:=90,1:=10};
          rst dist {0:=95,1:=5};
          bypass_A dist{0:=90,1:=10};
          bypass_B dist{0:=90,1:=10};
      constraint opcode_c1{opcode dist {OR:=40,XOR:=40,ADD:=40,MUL:=40,SHIFT:=40,ROTATE:=40,INVALID_6:=20,INVALID_7:=20};}
      endpackage
```

Sequence Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_sequence_pkg.sv
     package ALSU sequence pkg;
      import ALSU_sequenceitem_pkg::*;
      import uvm_pkg::*;
       include "uvm macros.svh"
      class ALSU_sequence extends uvm_sequence #(MySequenceItem);
      `uvm_object_utils(ALSU_sequence);
      MySequenceItem item;
      function new(string name = "MySequence");
          super.new(name);
      virtual task body();
          item = MySequenceItem::type id::create("item"); //Create a sequence item
          start item(item);
          item.rst=1; item.cin=0; item.red_op_A=0; item.red_op_B=0; item.bypass_A=0; item.bypass_B=0;
          item.direction=0; item.serial_in=0; item.A=0; item.B=0;
          item.opcode = opcode_e'(0);
          finish_item(item);
          repeat(10000) begin
            item = MySequenceItem::type_id::create("item"); //Create a sequence item
              start_item(item);
              assert (item.randomize());
              finish_item(item);
          end
```

Sequencer Package Code:

Monitor Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_monitor_pkg.sv
      package ALSU_monitor_pkg;
      import ALSU_sequenceitem_pkg::*;
     import uvm_pkg::*;
      `include "uvm macros.svh"
      class ALSU_monitor extends uvm_monitor;
           `uvm_component_utils(ALSU_monitor);
          virtual ALSU_if ALSU_monitor_vif;
          MySequenceItem item monitor;
          uvm_analysis_port #(MySequenceItem) monitor_ap;
          function new(string name = "ALSU_monitor", uvm_component parent = null);
              super.new(name , parent);
          endfunction //new()
          function void build_phase(uvm_phase phase);
              super.build_phase(phase);
              monitor_ap = new("monitor_ap",this);
           task run phase(uvm phase phase);
               super.run phase(phase);
               forever begin
                   item monitor = MySequenceItem::type_id::create("item monitor");
                   @(negedge ALSU monitor vif.clk);
                   item monitor.rst=ALSU monitor vif.rst;
                   item_monitor.cin=ALSU_monitor_vif.cin;
                   item_monitor.red_op_A=ALSU_monitor_vif.red_op_A;
                   item_monitor.red_op_B=ALSU_monitor_vif.red_op_B;
                   item_monitor.bypass_A=ALSU_monitor_vif.bypass_A;
                   item_monitor.bypass_B=ALSU_monitor_vif.bypass_B;
                   item_monitor.direction=ALSU_monitor_vif.direction;
                   item_monitor.serial_in=ALSU_monitor_vif.serial_in;
                   item_monitor.opcode=opcode_e'(ALSU_monitor_vif.opcode);
                   item_monitor.A=ALSU_monitor_vif.A;
                   item_monitor.B=ALSU_monitor_vif.B;
                   item_monitor.out=ALSU_monitor_vif.out;
                   item monitor.leds=ALSU monitor vif.leds;
                   monitor ap.write(item monitor);
                    `uvm_info("run_phase",item_monitor.convert2string(),UVM_HIGH)
      endclass //ALSU monitor extends superClass
```

Driver Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_driver.sv
      package ALSU_driver_pkg;
      import ALSU config pkg::*;
      import ALSU sequenceitem pkg::*;
      import uvm_pkg::*;
      `include "uvm macros.svh"
      class ALSU_driver extends uvm_driver #(MySequenceItem);
           `uvm component utils(ALSU driver)
          virtual ALSU if ALSU driver vif;
          ALSU_config ALSU_config_obj_driver;
          MySequenceItem item driver;
          function new(string name ="ALSU_driver", uvm_component parent= null);
              super.new(name,parent);
           task run phase(uvm phase phase);
               super.run_phase(phase);
               forever begin
                   item_driver = MySequenceItem::type_id::create("item_driver");
                   seq_item_port.get_next_item(item_driver);
                   ALSU driver vif.rst=item driver.rst;
                   ALSU_driver_vif.cin=item_driver.cin;
                   ALSU_driver_vif.red_op_A=item_driver.red_op_A;
                   ALSU_driver_vif.red_op_B=item_driver.red_op_B;
                   ALSU driver vif.bypass A=item driver.bypass A;
                   ALSU_driver_vif.bypass_B=item_driver.bypass B;
                   ALSU driver vif.direction=item driver.direction;
                   ALSU_driver_vif.serial_in=item_driver.serial_in;
                   ALSU driver vif.opcode=item driver.opcode;
                   ALSU driver vif.A=item driver.A;
                   ALSU driver vif.B=item driver.B;
                   @(negedge ALSU_driver_vif.clk);
                   seq item port.item done();
                   `uvm_info("run_phase",item_driver.convert2string_stimulus(),UVM_HIGH);
           end
      endclass
      endpackage
```

Agent Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_agent_pkg.sv
      package ALSU agent pkg;
      import ALSU_sequenceitem_pkg::*;
      import ALSU_sequencer_pkg::*;
  4 import ALSU_driver_pkg::*;
      import ALSU monitor pkg::*;
      import ALSU config pkg::*;
      import uvm pkg::*;
      `include "uvm_macros.svh"
      class ALSU agent extends uvm agent;
      `uvm_component_utils(ALSU_agent);
      ALSU config config agent;
      ALSU sequencer sequencer agent;
      ALSU_driver driver_agent;
      ALSU_monitor monitor_agent;
      uvm_analysis_port #(MySequenceItem) agent_ap;
      function new(string name = "ALSU_agent",uvm_component parent = null);
          super.new(name,parent);
      endfunction
      function void build phase(uvm phase phase);
          super.build phase(phase);
          if(!uvm_config_db #(ALSU_config)::get(this,"","CFG",config_agent))
               `uvm_fatal("build_phase","Unable to get configruation object");
          sequencer_agent=ALSU_sequencer::type_id::create("sequencer_agent",this);
          driver agent=ALSU driver::type id::create("driver agent",this);
          monitor agent=ALSU monitor::type id::create("monitor agent",this);
          agent_ap= new("agent_ap",this);
      endfunction
      function void connect_phase(uvm_phase phase);
          driver_agent.ALSU_driver_vif = config_agent.ALSU_config_vif;
          monitor agent.ALSU monitor vif = config agent.ALSU config vif;
          driver agent.seq item port.connect(sequencer agent.seq item export);
          monitor agent.monitor ap.connect(agent ap);
      endclass
      endpackage
```

Coverage Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_coverage_pkg.sv
      package ALSU_coverage_pkg;
      import ALSU sequenceitem pkg::*;
      import uvm_pkg::*;
       `include "uvm macros.svh"
      class ALSU_coverage extends uvm_component;
      `uvm_component_utils(ALSU_coverage);
      uvm_analysis_export #(MySequenceItem) cov_export;
      uvm_tlm_analysis_fifo #(MySequenceItem) cov_fifo;
      MySequenceItem item_cov;
      covergroup cov_gp();
      A_cp: coverpoint item_cov.A
              bins A data 0 = {ZERO};
              bins A_data_max={MAX_POS};
              bins A_data_min={MAX_NEG};
               bins A_data_default=default;
              bins A_data_walkingones[] ={1,2,-4} iff(item_cov.red_op_A);
      B_cp: coverpoint item_cov.B
              bins B data 0 = {ZERO};
              bins B_data_max={MAX_POS};
              bins B_data_min={MAX_NEG};
              bins B_data_default=default;
              bins B_data_walkingones[]={1,2,-4} iff((!item_cov.red_op_A) && (item_cov.red_op_B) );
      ALU_cp: coverpoint item_cov.opcode
              bins Bins_shift[] = {SHIFT,ROTATE};
              bins Bins_arith[] = {ADD,MUL};
              bins Bins_bitwise[] = {OR,XOR};
              bins Bins_invalid = {INVALID_6,INVALID_7};
              bins Bins_trans = (0=>1),(1=>2),(3=>4),(4=>5);
      A_extremes: coverpoint item_cov.A
              bins A_extremes_VALUES={MAX_NEG,ZERO,MAX_POS};
              option.weight=0;
      B extremes: coverpoint item cov.B
              bins B extremes VALUES={MAX NEG,ZERO,MAX POS};
              option.weight=0;
      cross_cin:coverpoint item_cov.cin {
              bins C_in={0,1};
              option.weight=0;
      cross serial in:coverpoint item cov.serial in {
             bins serialin={0,1};
              option.weight=0;
      cross_redA:coverpoint item_cov.red_op_A{
              bins redA={0,1};
              option.weight=0;
      cross_redB:coverpoint item_cov.red_op_B{
              bins redB={0,1};
              option.weight=0;
```

```
cross_direction:coverpoint item_cov.direction{
    bins crossdir ={0,1};
         option.weight=0;
 A_B_ADD_MUL: cross A_extremes, B_extremes ,ALU_cp
         bins Extreme_Add_mul = binsof (A_extremes) && binsof (B_extremes) && binsof (ALU_cp.Bins_arith);
CIN_ADD_cross: cross cross_cin, ALU_cp{
         bins CIN_ADD = binsof(ALU_cp) intersect {ADD} && binsof(cross_cin);
         option.cross_auto_bin_max = 0;
         bins serial_in_shift = binsof(ALU_cp) intersect {SHIFT} && binsof(cross_serial_in);
         bins serial_in_shift = binsof(ALU_cp.Bins_shift) && binsof(cross_direction);
         option.cross auto bin max = 0;
         bins OR_XOR_redA = binsof(ALU_cp.Bins_bitwise) && binsof(cross_redA) intersect{1} && binsof(A_cp.A_data_walkingones) && binsof(B_cp) intersect {ZERO};
         bins OR_XOR_redB = binsof(ALU_cp.Bins_bitwise) && binsof(cross_redB) intersect {1} && binsof(B_cp.B_data_walkingones) && binsof(A_cp) intersect {ZERO};
         option.cross_auto_bin_max = 0;
 INVALID_red_cross: cross ALU_cp,cross_redA, cross_redB
         bins\ invalid\_red = !binsof(ALU\_cp.Bins\_bitwise) \\ \ \& \ (binsof(cross\_redB)\ intersect \ \{1\}\ |\ |\ binsof(cross\_redA)\ intersect \ \{1\}\};
//Defining the new function and the covergroup inside it
function new(string name = "ALSU_coverage", uvm_component parent = null);
 super.new(name,parent);
    cov_gp=new();
function void build_phase(uvm_phase phase);
  super.build_phase(phase);
   cov_export = new("cov_export",this);
cov_fifo = new("cov_fifo", this);
function void connect_phase(uvm_phase phase);
   super.connect phase(phase);
    cov_export.connect(cov_fifo.analysis_export);
task run_phase(uvm_phase phase);
     super.run_phase(phase);
         cov_fifo.get(item_cov);
        if(item_cov.rst||item_cov.bypass_A||item_cov.bypass_B)
             cov_gp.stop();
             cov_gp.start();
             cov_gp.sample();
    end
```

Assertions Code:

```
module ALSU_assertions(ALSU_if.DUT ALSUif);
logic invalid_red_op, invalid_opcode, invalid;
assign invalid_red_op = (ALSUif.red_op_A | ALSUif.red_op_B) & (ALSUif.opcode[1] | ALSUif.opcode[2]);
assign invalid_opcode = ALSUif.opcode[1] & ALSUif.opcode[2];
property rst_p;
   ALSUif.rst |-> ALSUif.out==0 && ALSUif.leds==0;
property bypass_A_p;
    (ALSUif.bypass_A) |-> ##2 ALSUif.out==$past(ALSUif.A,2);
property bypass_B_p;
   @(posedge ALSUif.clk)
   disable iff (ALSUif.rst || ALSUif.bypass_A)
   ALSUif.bypass_B |-> ##2 ALSUif.out==$past(ALSUif.B,2);
property invalid_p;
   disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B)
   (invalid_opcode || invalid_red_op) |-> ##2 (ALSUif.out==0&& ALSUif.leds==~$past(ALSUif.leds,1));
property red_or_A_p;
    disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
    (ALSUif.opcode==0 && ALSUif.red_op_A) |-> ##2 (ALSUif.out==|$past(ALSUif.A,2));
property red or B p;
    disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
   (ALSUif.opcode==0 && !ALSUif.red_op_A && ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(|ALSUif.B,2));
    disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
   (ALSUif.opcode==0 && !ALSUif.red_op_A && !ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(ALSUif.A,2)|$past(ALSUif.B,2));
property red_xor_A_p;
    disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
   (ALSUif.opcode==1 && ALSUif.red_op_A) |-> ##2 (ALSUif.out==$past(^ALSUif.A,2));
property red_xor_B_p;
   @(posedge ALSUif.clk)
    disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
   (ALSUif.opcode==1 && !ALSUif.red_op_A && ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(^ALSUif.B,2));
endproperty
property xor_p;
   @(posedge ALSUif.clk)
    disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
   (ALSUif.opcode==1 && !ALSUif.red_op_A && !ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(ALSUif.A,2)^$past(ALSUif.B,2));
property Add_p;
    disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
    (ALSUif.opcode==2) |-> ##2 (ALSUif.out==$past(ALSUif.A,2)+$past(ALSUif.B,2)+$past(ALSUif.cin,2));
```

```
property mul_p;
               @(posedge ALSUif.clk)
               disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
               (ALSUif.opcode==3) |-> ##2 (ALSUif.out==$past(ALSUif.A,2)*$past(ALSUif.B,2));
         property shift_left_p;
              @(posedge ALSUif.clk)
               disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
              (ALSUif.opcode==4 && ALSUif.direction) |-> ##2 (ALSUif.out=={$past(ALSUif.out[4:0],1),$past(ALSUif.serial_in,2)});
         property shift_right_p;
              @(posedge ALSUif.clk)
              disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
               (ALSUif.opcode==4 && !ALSUif.direction) |-> ##2 (ALSUif.out=={$past(ALSUif.serial_in,2), $past(ALSUif.out[5:1],1)});
         endproperty
         property rotate_left_p;
               @(posedge ALSUif.clk)
               disable iff (ALSUif.rst | ALSUif.bypass A | ALSUif.bypass B | invalid opcode | invalid red op)
               (ALSUif.opcode==5 && ALSUif.direction) |-> ##2 (ALSUif.out=={$past(ALSUif.out[4:0],1), $past(ALSUif.out[5],1)});
         endproperty
         property rotate right p;
              @(posedge ALSUif.clk)
               disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
               (ALSUif.opcode==5 && !ALSUif.direction) |-> ##2 (ALSUif.out=={\$past(ALSUif.out[0],1), \$past(ALSUif.out[5:1],1)});
      rst_p_assertion: assert p
                                                    y(rst_p);
       bypass_A_p_assertion: assert p
                                                            (bypass_A_p);
       bypass_B_p_assertion: assert
                                                            (bypass_B_p);
      red_or_A_p_assertion: assert propert
       red_or_A_p_assertion. assert property(red_or_B_p_assertion: assert property(or_p);
                                                           y(red_or_A_p);
                                                            (red_or_B_p);
109 or p_assertion: assert pr
      red_xor_A_p_assertion: assert property(red_xor_A_p);
red_xor_B_p_assertion: assert property(red_xor_B_p);
xor_p_assertion: assert property(xor_p);
112 xor_p_assertion: assert property(xor_p);
113 Add_p_assertion: assert property(Add_p);
114 mul_p_assertion: assert property(mul_p);
115 abs(b_d_s)
        shift_left_p_assertion: assert property(mul_p);
shift_right_p_assertion: assert property(s
        __cert_p_assertion: assert property(shift_left_p);
shift_right_p_assertion: assert property(shift_right);
        reporty(shift right_p);
rotate_right_p_assertion: assert property(rotate_left_p);
rotate_right_p_assertion: assert property(rotate_night_p_assertion);
                                                                 /(rotate_right_p);
      bypass_A_p_coverage: cover_property(rst_p);
bypass_A_p_coverage: cover_property(bypass_B_
                                                         (bypass A p);
       bypass_B_p_coverage: cover
                                                         (bypass_B_p);
        red_or_A_p_coverage: cover
                                                         (red_or_A_p);
      red_or_A_p_coverage: cover_property(r
red_or_B_p_coverage: cover_property(r
or_p_coverage: cover_property(or_p);
red_xor_A_p_coverage: cover_property(
                                                         y(red_or_B_p);
       red_xor_A_p_coverage: cover property(red_xor_A_p);
red_xor_B_p_coverage: cover property(red_xor_B_p);
xor_p_coverage: cover property(xor_p);
       xor_p_coverage: cover property(xor_p);
Add_p_coverage: cover property(Add_p);
mul_p_coverage: cover property(mul_p);
        ___coverage: cover property(mul_p);
shift_left_p_coverage: cover property(shift_left_p);
shift_right_p_coverage: cover property(shift_right_p);
rotate_left_p_cover
        rotate_left_p_coverage: cover_property(shift_right_p);
rotate_left_p_coverage: cover_property(rotate_left_p);
        rotate_right_p_coverage: cover property(rotate_right_p);
        endmodule
```

Environment Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_env.sv
     package ALSU env pkg;
      import ALSU agent pkg::*;
      import ALSU coverage pkg::*;
      import uvm pkg::*;
      `include "uvm macros.svh"
      class ALSU env extends uvm env;
      `uvm_component_utils(ALSU_env)
      ALSU_agent agent_env;
      ALSU_coverage coverage_env;
      function new(string name= "ALSU_env",uvm_component parent =null);
          super.new(name,parent);
      function void build phase(uvm phase phase);
           super.build_phase(phase);
          agent env = ALSU agent::type id::create("agent env",this);
          coverage env = ALSU coverage::type id::create("coverage env",this);
      endfunction: build phase
      function void connect phase(uvm phase phase);
          super.connect phase(phase);
          agent env.agent ap.connect(coverage env.cov export);
      endclass
 29 endpackage
```

Test Package Code:

```
package ALSU_test_pkg;
 import ALSU env pkg::*;
 import ALSU_config_pkg::*;
import ALSU_sequence_pkg::*;
import uvm_pkg::*;
class ALSU test extends uvm test;
     `uvm component utils(ALSU test)
     virtual ALSU_if ALSU_test_vif;
     ALSU env env;
     ALSU_config ALSU_config_obj_test;
     ALSU_sequence ALSU_test_seq;
     function new(string name = "ALSU test",uvm component parent = null);
         super.new(name,parent);
     function void build_phase(uvm_phase phase);
        super.build phase(phase);
         ALSU_config_obj_test = ALSU_config::type_id::create("ALSU_config_obj_test");
         env = ALSU_env::type_id::create("env",this);
ALSU_test_eq = ALSU_sequence::type_id::create("ALSU_test_seq",this);
         if(!uvm_config_db #(virtual ALSU_if)::get(this,"","ALSU_IF",ALSU_config_obj_test.ALSU_config_vif))
              `uvm_fatal("build_phase","Test - Unable to get the virtual interface of the ALSU from the uvm_config_db");
         uvm_config_db #(ALSU_config)::set(this,"*","CFG",ALSU_config_obj_test);
```

```
task run_phase(uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this);
iuvm_info("run_phase","Stimulus Generation Started",UVM_LOW)

ALSU_test_seq.start(env.agent_env.sequencer_agent);
iuvm_info("run_phase","Stimulus Generation Ended",UVM_LOW)
phase.drop_objection(this);
endtask: run_phase

endclass: ALSU_test
endpackage
```

Top Code:


```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_top.sv
  1 import ALSU_test_pkg::*;
      import ALSU env pkg::*;
      import uvm pkg::*;
      `include "uvm_macros.svh"
      module ALSU_top();
  6 logic clk;
    initial begin
         clk=0;
          forever begin
              #1 clk=~clk;
      ALSU if ALSUif(clk);
      ALSU ALSU DUT(ALSUif);
      bind ALSU DUT ALSU assertions ALSU assertions inst(ALSUif);
      initial begin
          uvm config db#(virtual ALSU if)::set(null, "uvm test top", "ALSU IF", ALSUif);
          run_test("ALSU_test");
      endmodule
```


Do file:

Src-files list:


Transcript:

Test cases:







Functional Coverage:



Assertion Coverage & directive coverage:





	ge:	15	15	0	100.	00% 	
Name	File(Line)		Fail Coun		Pa <u>Co</u>	ss unt	
/ALSU_top/ALSU_D	UT/ <u>ALSU_assertions</u> ALSU_assertions			 D 0		1	
/ALSU_top/ALSU_D	UT/ <u>ALSU_assertions</u> ALSU_assertions	s_inst/bypá	ss_A_p_ass	ertion 0		1	
/ALSU_top/ALSU_D	UT/ALSU_assertions ALSU assertion	<u>s_inst/bypá</u>	ss_B_p_ass			1	
/ <u>ALSU_top</u> /ALSU_D	UT/ALSU_assertions ALSU assertio	<u>s_inst/red_</u>	or A p ass	ertion 0		1	
/ALSU_top/ALSU_D	UT/ALSU_assertions ALSU_assertic	<u>s_inst/red</u>	or B p ass	_		1	
/ALSU_top/ALSU_D	UT/ <u>ALSU_assertions</u> ALSU_assertions	s_inst/or_p	assertion				
/ALSU_top/ALSU_D	UT/ <u>ALSU_assertions</u>	<u>s_inst/red_</u>	xor A p as	0 sertio	מ	1	
/ALSU_top/ALSU_D	ALSU_assertions UT/ALSU_assertions	<u>s_inst/red_</u>	xor B p as		α	1	
/ALSU_top/ALSU_D	ALSU_assertions UT/ALSU_assertions	s_inst/xor_	p_assertio			1	
/ALSU_top/ALSU_D	ALSU_assertion UT/ALSU_assertions	s_inst/Add_	p_assertio			1	
/ALSU_top/ALSU_D	ALSU_assertion UT/ <u>ALSU_assertion</u>	<u>s_inst/mul´</u>	p_assertio	0 D		1	
/ALSU_top/ALSU_D	ALSU_assertion UT/ <u>ALSU_assertion</u>	<u>s_inst/shif</u>	t <u>left p</u> a		on	1	
/ALSU_top/ALSU_D	ALSU_assertion UT/ <u>ALSU_assertion</u>	<u>s_inst/shif</u>	t_right_p_		ion	1	
/ALSU_top/ALSU_D	ALSU_assertion UT/ <u>ALSU_assertion</u>	s_inst/rota	te_left_p_	0 assert	ion	1	
/ALSU_top/ALSU_D	ALSU_assertion UT/ <u>ALSU_assertion</u>	<u>inst/rota</u>			tion	1	
	ALSU_assertio	ons.sv(118)		0		1	
Directive Coverage Directives		15 15	0	100.	00%		
DIRECTIVE COVERAGE	E:						
Name			Design La UnitType	ng Fil	e(Line	e) Hits Stat	us
/ALSU_top/ALSU_DU	T/ALSU_assertions_i			erilog	SVA	ALSU_assertions.	
/ALSU_top/ALSU_DU	T/ <u>ALSU assertions i</u>				SVA	ALSU_assertions. 844 Cove	
/ALSU_top/ALSU_DU	T/ALSU assertions i			•	SVA	ALSU_assertions.	sv(122
/ <u>ALSU_top</u> /ALSU_DU	T/ <u>ALSU_assertions_i</u>				SVA	ALSU_assertions.	sv(123
/ALSU_top/ALSU_DU	T/ALSU assertions i				SVA	ALSU_assertions.	sv(124
		nst/or n cov	erage			17 Cove	
/ALSU_top/ALSU_DU	T/ALSU assertions i		sertions Ve	rilog	SVA		
_	T/ALSU assertions i	ALSU as	A p coverag	<u>e</u>		143 Cove	red sv(126
/ <u>ALSU_top</u> /ALSU_DU		ALSU_as nst/red_xor ALSU_as nst/red_xor	A p coverag sertions Ve B p coverag	ge erilog	SVA	143 Cove ALSU_assertions. 57 Cove ALSU_assertions.	red sv(126 red sv(127
/ALSU_top/ALSU_DU	T/ <u>ALSU assertions i</u>	ALSU as nst/red xor ALSU as nst/red xor ALSU as nst/xor p co	A p coveragesertions Veragesertions Verage	ge erilog ge erilog	SVA SVA	143 Cove ALSU_assertions. 57 Cove	red sv(126 red sv(127 red
/ALSU_top/ALSU_DU	T/ALSU_assertions_i	ALSU as nst/red xor ALSU as nst/red xor ALSU as nst/xor p co ALSU as	A p coverage sertions Verage sertions Verage sertions Verage	ge erilog ge erilog	SVA SVA	ALSU_assertions. 57 Cove ALSU_assertions. 23 Cove	red sv(126 red sv(127 red sv(128 red

'ALSU_top/ALSU_DUT/ALSU_assertions_inst/mul_p_coverage	
ALSU_assertions Verilog SVA	_ ` '
	61 Covered
'ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_left_p_coverage	
ALSU_assertions Verilog SVA	ALSU_assertions.sv(131)
	72 Covered
ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_right_p_coverage	
ALSU assertions Verilog SVA	ALSU assertions.sv(132)
	109 Covered
ALSU top/ALSU DUT/ALSU assertions inst/rotate left p coverage	
ALSU assertions Verilog SVA	ALSU assertions.sv(133)
	98 Covered
ALSU top/ALSU DUT/ALSU assertions inst/rotate right p coverage	
ALSU assertions Verilog SVA	ALSIL assertions sy(134)
WEST GOSTILITIES AND ACTUAL OF SAV	94 Covered