

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

ALSU Design: -

Interface code:

```
ALSU_if.sv  ALSU.sv  ALSU_sequenceitem_pkg.sv  ALSU_sequence_pkg.sv  ALSU_agent_pkg.sv
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_if.sv
1  interface ALSU_if(clk);
2  input logic clk;
3  logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
4  logic [2:0] opcode;
5  logic signed [2:0] A, B;
6  logic [15:0] leds;
7  logic signed [5:0] out;
8
9  modport DUT (
10 input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
11 output leds, out
12 );
13
14 endinterface
```

Configuration object code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_config.sv
1  package ALSU_config_pkg;
2      import uvm_pkg::*;
3      `include "uvm_macros.svh"
4
5      class ALSU_config extends uvm_object;
6
7          `uvm_object_utils(ALSU_config)
8
9          virtual ALSU_if ALSU_config_vif;
10
11          function new (string name = "ALSU_config");
12              super.new(name);
13          endfunction
14      endclass
15  endpackage
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Design code:

```
ALSU_if.sv  ALSU.sv  ALSU_sequenceitem_pkg.sv  ALSU_sequence_pkg.sv  ALSU_agent_pkg.sv  ALSU...
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU.sv
1  module ALSU(ALSU_if.DUT ALSUif);
2  parameter INPUT_PRIORITY = "A";
3  parameter FULL_ADDER = "ON";
4
5  logic clk,rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
6  logic [2:0] opcode;
7  logic signed [2:0] A, B;
8  logic [15:0] leds;
9  logic signed [5:0] out;
10
11  assign A=ALSUif.A ;
12  assign B=ALSUif.B ;
13  assign cin=ALSUif.cin ;
14  assign serial_in=ALSUif.serial_in ;
15  assign red_op_A=ALSUif.red_op_A;
16  assign red_op_B=ALSUif.red_op_B ;
17  assign opcode=ALSUif.opcode ;
18  assign bypass_A=ALSUif.bypass_A;
19  assign bypass_B=ALSUif.bypass_B ;
20  assign clk=ALSUif.clk;
21  assign rst=ALSUif.rst;
22  assign direction=ALSUif.direction;
23  assign ALSUif.out=out;
24  assign ALSUif.leds=leds;
25
26  logic cin_reg,red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
27  logic [2:0] opcode_reg;
28  logic signed [2:0] A_reg, B_reg;
29  logic invalid_red_op, invalid_opcode, invalid;
30
31  //Invalid handling
32  //Make leds adjustment to not blink if bypass (A or B) is high ignoring red_op and opcode
33  assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
34  assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
35  assign invalid = ((bypass_A_reg||bypass_B_reg))?0:(invalid_red_op | invalid_opcode);
36
37  //Registering input signals
38  always @(posedge clk or posedge rst) begin
39      if(rst) begin
40          cin_reg <= 0;
41          red_op_B_reg <= 0;
42          red_op_A_reg <= 0;
43          bypass_B_reg <= 0;
44          bypass_A_reg <= 0;
45          direction_reg <= 0;
46          serial_in_reg <= 0;
47          opcode_reg <= 0;
48          A_reg <= 0;
49          B_reg <= 0;
50      end else begin
51          cin_reg <= cin;
52          red_op_B_reg <= red_op_B;
53          red_op_A_reg <= red_op_A;
54          bypass_B_reg <= bypass_B;
55          bypass_A_reg <= bypass_A;
56          direction_reg <= direction;
57          serial_in_reg <= serial_in;
58          opcode_reg <= opcode;
59          A_reg <= A;
60          B_reg <= B;
61      end
62  end
63
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

```
64 //leds output blinking
65 always @(posedge clk or posedge rst) begin
66     if(rst) begin
67         leds <= 0;
68     end else begin
69         if (invalid)
70             leds <= ~leds;
71         else
72             leds <= 0;
73     end
74 end
75
76 //ALU output processing
77 always @(posedge clk or posedge rst) begin
78     if(rst) begin
79         out <= 0;
80     end
81     else begin //Make bypass priorities comes before the invalid operations
82         if (bypass_A_reg && bypass_B_reg)
83             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
84         else if (bypass_A_reg)
85             out <= A_reg;
86         else if (bypass_B_reg)
87             out <= B_reg;
88         else if (invalid)
89             out <= 0;
90     else begin
91         case (opcode_reg) //Adding The opcode_reg instead of opcode
92             3'h0: begin //BUG in design performing AND instead of OR
93                 if (red_op_A_reg && red_op_B_reg)
94                     out = (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
95                 else if (red_op_A_reg)
96                     out <= |A_reg;
97                 else if (red_op_B_reg)
98                     out <= |B_reg;
99                 else
100                     out <= A_reg | B_reg;
101             end
102             3'h1: begin //BUG in design performing OR instead of XOR
103                 if (red_op_A_reg && red_op_B_reg)
104                     out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
105                 else if (red_op_A_reg)
106                     out <= ^A_reg;
107                 else if (red_op_B_reg)
108                     out <= ^B_reg;
109                 else
110                     out <= A_reg ^ B_reg;
111             end
112             3'h2: begin //Adding FULL_ADDER condition for carry in
113                 if(FULL_ADDER) out <= A_reg + B_reg +cin_reg;
114                 else out <= A_reg + B_reg;
115             end
116             3'h3: out <= A_reg * B_reg;
117             3'h4: begin
118                 if (direction_reg)
119                     out <= {out[4:0], serial_in_reg};
120                 else
121                     out <= {serial_in_reg, out[5:1]};
122             end
123             3'h5: begin
124                 if (direction_reg)
125                     out <= {out[4:0], out[5]};
126                 else
127                     out <= {out[0], out[5:1]};
128             end
129         endcase
130     end
131 end
132 end
133
134 endmodule
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Sequence Item Package code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_sequenceitem_pkg.sv
1  package ALSU_sequenceitem_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4
5  typedef enum {OR,XOR,ADD,MUL,SHIFT,ROTATE,INVALID_6,INVALID_7} opcode_e;
6  parameter MAX_POS = 3;
7  parameter ZERO=0;
8  parameter MAX_NEG = -4;
9
10 class MySequenceItem extends uvm_sequence_item;
11   `uvm_object_utils(MySequenceItem)
12
13   //Signals Declarations
14   rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
15   rand opcode_e opcode;
16   rand opcode_e opcode_valid[6];
17   rand logic signed [2:0] A,B;
18   logic [15:0] leds;
19   logic signed [5:0] out;
20   int i;
21
22   //Constructor for the sequence item
23   function new(string name = "MySequenceItem");
24     super.new(name);
25   endfunction
26
27   function string convert2string();
28     return $sprintf("rst=%0b,serial_in=%0b,direction=%0b,cin=%0b,bypassA=%0b,bypassB=%0b,\
29 redopA=%0b,redopB=%0b,opcode=%0b,A=%0b,B=%0b,out=%0b,leds=%0b",
30 rst, serial_in, direction, cin, bypass_A, bypass_B,
31 red_op_A, red_op_B, opcode, A, B, out, leds);
32   endfunction
33
34   function string convert2string_stimulus();
35     return $sprintf("rst=%0b,serial_in=%0b,direction=%0b,cin=%0b,bypassA=%0b,bypassB=%0b,\
36 redopA=%0b,redopB=%0b,opcode=%0b,A=%0b,B=%0b",
37 rst, serial_in, direction, cin, bypass_A, bypass_B,
38 red_op_A, red_op_B, opcode, A, B);
39   endfunction
40
41   //Constraint blocks
42   constraint all{
43     if(((opcode==OR)||(opcode==XOR))&&red_op_A) {
44       A dist{[1:2]:=20,-1:=20,-2:=20,-4:=20,0:=5,3:=5,-1:=5,-3:=5};
45       B dist{0:=90,1:=10};
46     }
47     else if (((opcode==OR)||(opcode==XOR))&&red_op_B) {
48       B dist{[1:2]:=20,-1:=20,-2:=20,-4:=20,0:=5,3:=5,-1:=5,-3:=5};
49       A dist{0:=90,1:=10};
50     }
51     else if((opcode==ADD)||(opcode==MUL)) {
52       A dist {MAX_NEG:=50,ZERO:=50,MAX_POS:=50, [1:2]:=10,[-3:-1]:=10};
53       B dist {MAX_NEG:=50,ZERO:=50,MAX_POS:=50, [1:2]:=10,[-3:-1]:=10};
54     }
55     else if((opcode==SHIFT)||(opcode==ROTATE)){
56       red_op_A dist {0:=90,1:=10};
57       red_op_B dist {0:=90,1:=10};
58     }
59     rst dist {0:=95,1:=5};
60     bypass_A dist{0:=90,1:=10};
61     bypass_B dist{0:=90,1:=10};
62   }
63   constraint opcode_c1{opcode dist {OR:=40,XOR:=40,ADD:=40,MUL:=40,SHIFT:=40,ROTATE:=40,INVALID_6:=20,INVALID_7:=20};}
64
65 endclass
66 endpackage
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Sequence Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_sequence_pkg.sv
1  package ALSU_sequence_pkg;
2  import ALSU_sequenceitem_pkg::*;
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5
6  class ALSU_sequence extends uvm_sequence #(MySequenceItem);
7
8  `uvm_object_utils(ALSU_sequence);
9  MySequenceItem item;
10
11 //Constructor for the sequence
12 function new(string name = "MySequence");
13     super.new(name);
14 endfunction
15
16 //Main task for the sequence
17 virtual task body();
18
19     //Reset initialization
20     item = MySequenceItem::type_id::create("item"); //Create a sequence item
21     start_item(item);
22     item.rst=1; item.cin=0; item.red_op_A=0; item.red_op_B=0; item.bypass_A=0; item.bypass_B=0;
23     item.direction=0; item.serial_in=0; item.A=0; item.B=0;
24     item.opcode = opcode_e'(0);
25     finish_item(item);
26
27
28     repeat(10000) begin
29         item = MySequenceItem::type_id::create("item"); //Create a sequence item
30         start_item(item);
31         assert (item.randomize());
32         finish_item(item);
33     end
34 endtask
35 endclass
36 endpackage
```

Sequencer Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_sequencer_pkg.sv
1  package ALSU_sequencer_pkg;
2
3  import ALSU_sequenceitem_pkg::*;
4  import uvm_pkg::*;
5  `include "uvm_macros.svh"
6
7  class ALSU_sequencer extends uvm_sequencer #(MySequenceItem);
8
9  `uvm_component_utils(ALSU_sequencer);
10
11 function new(string name = "ALSU_sequencer",uvm_component parent =null);
12     super.new(name, parent);
13 endfunction
14
15 endclass
16 endpackage
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Monitor Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_monitor_pkg.sv
1  package ALSU_monitor_pkg;
2
3  import ALSU_sequenceitem_pkg::*;
4  import uvm_pkg::*;
5  `include "uvm_macros.svh"
6
7  class ALSU_monitor extends uvm_monitor;
8
9      `uvm_component_utils(ALSU_monitor);
10     virtual ALSU_if ALSU_monitor_vif;
11     MySequenceItem item_monitor;
12     uvm_analysis_port #(MySequenceItem) monitor_ap;
13
14
15
16     function new(string name = "ALSU_monitor", uvm_component parent = null);
17         super.new(name , parent);
18     endfunction //new()
19
20     function void build_phase(uvm_phase phase);
21         super.build_phase(phase);
22         monitor_ap = new("monitor_ap",this);
23     endfunction
24
25     task run_phase(uvm_phase phase);
26         super.run_phase(phase);
27         forever begin
28             item_monitor = MySequenceItem::type_id::create("item_monitor");
29             @(negedge ALSU_monitor_vif.clk);
30             item_monitor.rst=ALSU_monitor_vif.rst;
31             item_monitor.cin=ALSU_monitor_vif.cin;
32             item_monitor.red_op_A=ALSU_monitor_vif.red_op_A;
33             item_monitor.red_op_B=ALSU_monitor_vif.red_op_B;
34             item_monitor.bypass_A=ALSU_monitor_vif.bypass_A;
35             item_monitor.bypass_B=ALSU_monitor_vif.bypass_B;
36             item_monitor.direction=ALSU_monitor_vif.direction;
37             item_monitor.serial_in=ALSU_monitor_vif.serial_in;
38             item_monitor.opcode=opcode_e'(ALSU_monitor_vif.opcode);
39             item_monitor.A=ALSU_monitor_vif.A;
40             item_monitor.B=ALSU_monitor_vif.B;
41             item_monitor.out=ALSU_monitor_vif.out;
42             item_monitor.leds=ALSU_monitor_vif.leds;
43
44             monitor_ap.write(item_monitor);
45             `uvm_info("run_phase",item_monitor.convert2string(),UVM_HIGH)
46         end
47     endtask
48 endclass //ALSU_monitor extends superClass
49 endpackage
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Driver Package Code:

D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_driver.sv

```
1  package ALSU_driver_pkg;
2  import ALSU_config_pkg::*;
3  import ALSU_sequenceitem_pkg::*;
4  import uvm_pkg::*;
5  `include "uvm_macros.svh"
6
7  class ALSU_driver extends uvm_driver #(MySequenceItem);
8
9      `uvm_component_utils(ALSU_driver)
10
11      virtual ALSU_if ALSU_driver_vif;
12      ALSU_config ALSU_config_obj_driver;
13      MySequenceItem item_driver;
14
15      function new(string name = "ALSU_driver", uvm_component parent = null);
16          super.new(name, parent);
17      endfunction
18
19      task run_phase(uvm_phase phase);
20          super.run_phase(phase);
21
22          forever begin
23              item_driver = MySequenceItem::type_id::create("item_driver");
24              seq_item_port.get_next_item(item_driver);
25
26              ALSU_driver_vif.rst = item_driver.rst;
27              ALSU_driver_vif.cin = item_driver.cin;
28              ALSU_driver_vif.red_op_A = item_driver.red_op_A;
29              ALSU_driver_vif.red_op_B = item_driver.red_op_B;
30              ALSU_driver_vif.bypass_A = item_driver.bypass_A;
31              ALSU_driver_vif.bypass_B = item_driver.bypass_B;
32              ALSU_driver_vif.direction = item_driver.direction;
33              ALSU_driver_vif.serial_in = item_driver.serial_in;
34              ALSU_driver_vif.opcode = item_driver.opcode;
35              ALSU_driver_vif.A = item_driver.A;
36              ALSU_driver_vif.B = item_driver.B;
37
38              @(negedge ALSU_driver_vif.clk);
39              seq_item_port.item_done();
40              `uvm_info("run_phase", item_driver.convert2string_stimulus(), UVM_HIGH);
41          end
42      endtask
43  endclass
44  endpackage
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Agent Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_agent_pkg.sv
1  package ALSU_agent_pkg;
2  import ALSU_sequenceitem_pkg::*;
3  import ALSU_sequencer_pkg::*;
4  import ALSU_driver_pkg::*;
5  import ALSU_monitor_pkg::*;
6  import ALSU_config_pkg::*;
7  import uvm_pkg::*;
8  `include "uvm_macros.svh"
9
10 class ALSU_agent extends uvm_agent;
11   `uvm_component_utils(ALSU_agent);
12
13   ALSU_config config_agent;
14   ALSU_sequencer sequencer_agent;
15   ALSU_driver driver_agent;
16   ALSU_monitor monitor_agent;
17
18   uvm_analysis_port #(MySequenceItem) agent_ap;
19
20   function new(string name = "ALSU_agent",uvm_component parent = null);
21     super.new(name,parent);
22   endfunction
23
24   function void build_phase(uvm_phase phase);
25     super.build_phase(phase);
26     if(!uvm_config_db #(ALSU_config)::get(this,"","CFG",config_agent))
27       `uvm_fatal("build_phase","Unable to get configuration object");
28
29     sequencer_agent=ALSU_sequencer::type_id::create("sequencer_agent",this);
30     driver_agent=ALSU_driver::type_id::create("driver_agent",this);
31     monitor_agent=ALSU_monitor::type_id::create("monitor_agent",this);
32     agent_ap= new("agent_ap",this);
33   endfunction
34
35   function void connect_phase(uvm_phase phase);
36     driver_agent.ALSU_driver_vif = config_agent.ALSU_config_vif;
37     monitor_agent.ALSU_monitor_vif = config_agent.ALSU_config_vif;
38     driver_agent.seq_item_port.connect(sequencer_agent.seq_item_export);
39     monitor_agent.monitor_ap.connect(agent_ap);
40   endfunction
41 endclass
42 endpackage
```


Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Coverage Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_coverage_pkg.sv
1  package ALSU_coverage_pkg;
2  import ALSU_sequenceitem_pkg::*;
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5
6  class ALSU_coverage extends uvm_component;
7  `uvm_component_utils(ALSU_coverage);
8
9  uvm_analysis_export #(MySequenceItem) cov_export;
10 uvm_tlm_analysis_fifo #(MySequenceItem) cov_fifo;
11 MySequenceItem item_cov;
12
13 //Covergroups
14 covergroup cov_gp();
15 A_cp: coverpoint item_cov.A
16 {
17     bins A_data_0 = {ZERO};
18     bins A_data_max={MAX_POS};
19     bins A_data_min={MAX_NEG};
20     bins A_data_default=default;
21     bins A_data_walkingones[] = {1,2,-4} iff(item_cov.red_op_A) ;
22 }
23 B_cp: coverpoint item_cov.B
24 {
25     bins B_data_0 = {ZERO};
26     bins B_data_max={MAX_POS};
27     bins B_data_min={MAX_NEG};
28     bins B_data_default=default;
29     bins B_data_walkingones[] = {1,2,-4} iff((!item_cov.red_op_A) && (item_cov.red_op_B) );
30 }
31
32 ALU_cp: coverpoint item_cov.opcode
33 {
34     bins Bins_shift[] = {SHIFT,ROTATE};
35     bins Bins_arith[] = {ADD,MUL};
36     bins Bins_bitwise[] = {OR,XOR};
37     bins Bins_invalid = {INVALID_6,INVALID_7};
38     bins Bins_trans = (0=>1),(1=>2),(3=>4),(4=>5);
39 }
40
41 //Cover points needed for the cross coverage
42 A_extremes: coverpoint item_cov.A
43 {
44     bins A_extremes_VALUES={MAX_NEG,ZERO,MAX_POS};
45     option.weight=0;
46 }
47 B_extremes: coverpoint item_cov.B
48 {
49     bins B_extremes_VALUES={MAX_NEG,ZERO,MAX_POS};
50     option.weight=0;
51 }
52 cross_cin:coverpoint item_cov.cin {
53     bins C_in={0,1};
54     option.weight=0;
55 }
56 cross_serial_in:coverpoint item_cov.serial_in {
57     bins serialin={0,1};
58     option.weight=0;
59 }
60 cross_redA:coverpoint item_cov.red_op_A{
61     bins redA={0,1};
62     option.weight=0;
63 }
64 cross_redB:coverpoint item_cov.red_op_B{
65     bins redB={0,1};
66     option.weight=0;
67 }
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

```
67 cross_direction:coverpoint item_cov.direction{
68     bins crossdir ={0,1};
69     option.weight=0;
70 }
71
72 //Cross coverage
73 A_B_ADD_MUL: cross A_extremes, B_extremes ,ALU_cp
74 {
75     bins Extreme_Add_mul = binsof (A_extremes) && binsof (B_extremes) && binsof (ALU_cp.Bins_arith);
76 }
77
78 CIN_ADD_cross: cross cross_cin, ALU_cp{
79
80     bins CIN_ADD = binsof(ALU_cp) intersect {ADD} && binsof(cross_cin);
81     option.cross_auto_bin_max = 0;
82 }
83 shifting_cross: cross ALU_cp,cross_serial_in
84 {
85     bins serial_in_shift = binsof(ALU_cp) intersect {SHIFT} && binsof(cross_serial_in);
86     option.cross_auto_bin_max = 0;
87 }
88 shifting_rotating_cross: cross ALU_cp,cross_direction
89 {
90     bins serial_in_shift = binsof(ALU_cp.Bins_shift) && binsof(cross_direction);
91     option.cross_auto_bin_max = 0;
92 }
93 OR_XOR_redA_cross: cross ALU_cp, cross_redA, A_cp,B_cp
94 {
95     bins OR_XOR_redA = binsof(ALU_cp.Bins_bitwise) && binsof(cross_redA) intersect{1} && binsof(A_cp.A_data_walkingones) && binsof(B_cp) intersect {ZERO};
96     option.cross_auto_bin_max = 0;
97 }
98 OR_XOR_redB_cross: cross ALU_cp, cross_redB, A_cp,B_cp
99 {
100     bins OR_XOR_redB = binsof(ALU_cp.Bins_bitwise) && binsof(cross_redB) intersect {1} && binsof(B_cp.B_data_walkingones) && binsof(A_cp) intersect {ZERO};
101     option.cross_auto_bin_max = 0;
102 }
103 INVALID_red_cross: cross ALU_cp,cross_redA, cross_redB
104 {
105     bins invalid_red = !binsof(ALU_cp.Bins_bitwise) && (binsof(cross_redB) intersect {1} || binsof(cross_redA) intersect{1});
106     option.cross_auto_bin_max = 0;
107 }
108 endgroup
109
110 //Defining the new function and the covergroup inside it
111 function new(string name = "ALSU_coverage", uvm_component parent = null);
112     super.new(name,parent);
113     cov_gp=new();
114 endfunction
115
116 function void build_phase(uvm_phase phase);
117     super.build_phase(phase);
118     cov_export = new("cov_export",this);
119     cov_fifo = new("cov_fifo", this);
120 endfunction
121
122 function void connect_phase(uvm_phase phase);
123     super.connect_phase(phase);
124     cov_export.connect(cov_fifo.analysis_export);
125 endfunction
126
127 task run_phase(uvm_phase phase);
128     super.run_phase(phase);
129     forever begin
130         cov_fifo.get(item_cov);
131         if(item_cov.rst||item_cov.bypass_A||item_cov.bypass_B)
132             cov_gp.stop();
133         else begin
134             cov_gp.start();
135             cov_gp.sample();
136         end
137     end
138 endtask
139 endclass
140 endpackage
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Assertions Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_assertions.sv
1  module ALSU_assertions(ALSU_if.DUT ALSUif);
2
3  logic invalid_red_op, invalid_opcode, invalid;
4  assign invalid_red_op = (ALSUif.red_op_A | ALSUif.red_op_B) & (ALSUif.opcode[1] | ALSUif.opcode[2]);
5  assign invalid_opcode = ALSUif.opcode[1] & ALSUif.opcode[2];
6
7
8  property rst_p;
9      @(posedge ALSUif.clk)
10         ALSUif.rst |-> ALSUif.out==0 && ALSUif.leds==0;
11  endproperty
12
13  property bypass_A_p;
14      @(posedge ALSUif.clk)
15         disable iff (ALSUif.rst)
16         (ALSUif.bypass_A |-> ##2 ALSUif.out==$past(ALSUif.A,2));
17  endproperty
18
19  property bypass_B_p;
20      @(posedge ALSUif.clk)
21         disable iff (ALSUif.rst || ALSUif.bypass_A)
22         ALSUif.bypass_B |-> ##2 ALSUif.out==$past(ALSUif.B,2);
23  endproperty
24
25  property invalid_p;
26      @(posedge ALSUif.clk)
27         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B)
28         (invalid_opcode || invalid_red_op) |-> ##2 (ALSUif.out==0&& ALSUif.leds==~$past(ALSUif.leds,1));
29  endproperty
30
31  property red_or_A_p;
32      @(posedge ALSUif.clk)
33         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
34         (ALSUif.opcode==0 && ALSUif.red_op_A) |-> ##2 (ALSUif.out==| $past(ALSUif.A,2));
35  endproperty
36
37  property red_or_B_p;
38      @(posedge ALSUif.clk)
39         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
40         (ALSUif.opcode==0 && !ALSUif.red_op_A && ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(|ALSUif.B,2));
41  endproperty
42
43  property or_p;
44      @(posedge ALSUif.clk)
45         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
46         (ALSUif.opcode==0 && !ALSUif.red_op_A && !ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(ALSUif.A,2)|$past(ALSUif.B,2));
47  endproperty
48
49  property red_xor_A_p;
50      @(posedge ALSUif.clk)
51         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
52         (ALSUif.opcode==1 && ALSUif.red_op_A) |-> ##2 (ALSUif.out==$past(^ALSUif.A,2));
53  endproperty
54
55  property red_xor_B_p;
56      @(posedge ALSUif.clk)
57         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
58         (ALSUif.opcode==1 && !ALSUif.red_op_A && ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(^ALSUif.B,2));
59  endproperty
60
61  property xor_p;
62      @(posedge ALSUif.clk)
63         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
64         (ALSUif.opcode==1 && !ALSUif.red_op_A && !ALSUif.red_op_B) |-> ##2 (ALSUif.out==$past(ALSUif.A,2)^$past(ALSUif.B,2));
65  endproperty
66
67  property Add_p;
68      @(posedge ALSUif.clk)
69         disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
70         (ALSUif.opcode==2) |-> ##2 (ALSUif.out==$past(ALSUif.A,2)+$past(ALSUif.B,2)+$past(ALSUif.cin,2));
71  endproperty
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

```
72
73 property mul_p;
74     @(posedge ALSUif.clk)
75     disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
76     (ALSUif.opcode==3) |-> ##2 (ALSUif.out==${past(ALSUif.A,2)}*${past(ALSUif.B,2)});
77 endproperty
78
79 property shift_left_p;
80     @(posedge ALSUif.clk)
81     disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
82     (ALSUif.opcode==4 && ALSUif.direction) |-> ##2 (ALSUif.out==${past(ALSUif.out[4:0],1),${past(ALSUif.serial_in,2)}});
83 endproperty
84
85 property shift_right_p;
86     @(posedge ALSUif.clk)
87     disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
88     (ALSUif.opcode==4 && !ALSUif.direction) |-> ##2 (ALSUif.out==${past(ALSUif.serial_in,2), ${past(ALSUif.out[5:1],1)}});
89 endproperty
90
91 property rotate_left_p;
92     @(posedge ALSUif.clk)
93     disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
94     (ALSUif.opcode==5 && ALSUif.direction) |-> ##2 (ALSUif.out==${past(ALSUif.out[4:0],1), ${past(ALSUif.out[5],1)}});
95 endproperty
96
97 property rotate_right_p;
98     @(posedge ALSUif.clk)
99     disable iff (ALSUif.rst || ALSUif.bypass_A || ALSUif.bypass_B || invalid_opcode || invalid_red_op)
100     (ALSUif.opcode==5 && !ALSUif.direction) |-> ##2 (ALSUif.out==${past(ALSUif.out[0],1), ${past(ALSUif.out[5:1],1)}});
101 endproperty
102
103
104 rst_p_assertion: assert property(rst_p);
105 bypass_A_p_assertion: assert property(bypass_A_p);
106 bypass_B_p_assertion: assert property(bypass_B_p);
107 red_or_A_p_assertion: assert property(red_or_A_p);
108 red_or_B_p_assertion: assert property(red_or_B_p);
109 or_p_assertion: assert property(or_p);
110 red_xor_A_p_assertion: assert property(red_xor_A_p);
111 red_xor_B_p_assertion: assert property(red_xor_B_p);
112 xor_p_assertion: assert property(xor_p);
113 Add_p_assertion: assert property(Add_p);
114 mul_p_assertion: assert property(mul_p);
115 shift_left_p_assertion: assert property(shift_left_p);
116 shift_right_p_assertion: assert property(shift_right_p);
117 rotate_left_p_assertion: assert property(rotate_left_p);
118 rotate_right_p_assertion: assert property(rotate_right_p);
119
120 rst_p_coverage: cover property(rst_p);
121 bypass_A_p_coverage: cover property(bypass_A_p);
122 bypass_B_p_coverage: cover property(bypass_B_p);
123 red_or_A_p_coverage: cover property(red_or_A_p);
124 red_or_B_p_coverage: cover property(red_or_B_p);
125 or_p_coverage: cover property(or_p);
126 red_xor_A_p_coverage: cover property(red_xor_A_p);
127 red_xor_B_p_coverage: cover property(red_xor_B_p);
128 xor_p_coverage: cover property(xor_p);
129 Add_p_coverage: cover property(Add_p);
130 mul_p_coverage: cover property(mul_p);
131 shift_left_p_coverage: cover property(shift_left_p);
132 shift_right_p_coverage: cover property(shift_right_p);
133 rotate_left_p_coverage: cover property(rotate_left_p);
134 rotate_right_p_coverage: cover property(rotate_right_p);
135
136 endmodule
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Environment Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_env.sv
1  package ALSU_env_pkg;
2  import ALSU_agent_pkg::*;
3  import ALSU_coverage_pkg::*;
4  import uvm_pkg::*;
5  `include "uvm_macros.svh"
6  class ALSU_env extends uvm_env;
7  `uvm_component_utils(ALSU_env)
8
9  ALSU_agent agent_env;
10 ALSU_coverage coverage_env;
11
12 function new(string name= "ALSU_env",uvm_component parent =null);
13 |   super.new(name,parent);
14 endfunction
15
16 function void build_phase(uvm_phase phase);
17 |   super.build_phase(phase);
18 |   agent_env = ALSU_agent::type_id::create("agent_env",this);
19 |   coverage_env = ALSU_coverage::type_id::create("coverage_env",this);
20
21 endfunction: build_phase
22
23 function void connect_phase(uvm_phase phase);
24 |   super.connect_phase(phase);
25 |   agent_env.agent_ap.connect(coverage_env.cov_export);
26 endfunction
27
28 endclass
29 endpackage
```

Test Package Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ALSU_test.sv
1  package ALSU_test_pkg;
2  import ALSU_env_pkg::*;
3  import ALSU_config_pkg::*;
4  import ALSU_sequence_pkg::*;
5  import uvm_pkg::*;
6  `include "uvm_macros.svh"
7  class ALSU_test extends uvm_test;
8
9  `uvm_component_utils(ALSU_test)
10
11  virtual ALSU_if ALSU_test_vif;
12  ALSU_env env;
13  ALSU_config ALSU_config_obj_test;
14  ALSU_sequence ALSU_test_seq;
15
16  function new(string name = "ALSU_test",uvm_component parent = null);
17 |   super.new(name,parent);
18 endfunction
19
20 function void build_phase(uvm_phase phase);
21 |   super.build_phase(phase);
22 |   ALSU_config_obj_test = ALSU_config::type_id::create("ALSU_config_obj_test");
23 |   env = ALSU_env::type_id::create("env",this);
24 |   ALSU_test_seq = ALSU_sequence::type_id::create("ALSU_test_seq",this);
25
26 |   if(!uvm_config_db #(virtual ALSU_if)::get(this,"", "ALSU_IF",ALSU_config_obj_test.ALSU_config_vif))
27 |   |   `uvm_fatal("build_phase","Test - Unable to get the virtual interface of the ALSU from the uvm_config_db");
28 |   uvm_config_db #(ALSU_config)::set(this,"*", "CFG",ALSU_config_obj_test);
29 endfunction
30
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

```
31     task run_phase(uvm_phase phase);
32         super.run_phase(phase);
33         phase.raise_objection(this);
34         `uvm_info("run_phase","Stimulus Generation Started",UVM_LOW)
35         ALSU_test_seq.start(env.agent_env.sequencer_agent);
36         `uvm_info("run_phase","Stimulus Generation Ended",UVM_LOW)
37         phase.drop_objection(this);
38     endtask: run_phase
39
40 endclass: ALSU_test
41 endpackage
```

Top Code:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ ALSU_top.sv
1  import ALSU_test_pkg::*;
2  import ALSU_env_pkg::*;
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5  module ALSU_top();
6  logic clk;
7  initial begin
8      clk=0;
9      forever begin
10         #1 clk=~clk;
11     end
12 end
13 ALSU_if ALSUif(clk);
14 ALSU ALSU_DUT(ALSUif);
15 bind ALSU_DUT ALSU_assertions ALSU_assertions_inst(ALSUif);
16
17 initial begin
18     uvm_config_db#(virtual ALSU_if)::set(null,"uvm_test_top","ALSU_IF",ALSUif);
19     run_test("ALSU_test");
20 end
21
22 endmodule
```

Do file:

```
D: > new hard > Sessions Digital verification > Assignment 6 > ≡ run.do
1  vlib work
2  vlog -f src_files.list.txt +cover -covercells
3  vsim -voptargs=+acc work.ALSU_top -classdebug -uvmcontrol=all -cover
4  add wave /ALSU_top/ALSUif/*
5  run -all
6  coverage save ALSU_top.ucdb -onexit
7  coverage exclude -src ALSU.sv -line 91 -code b
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Src-files list:



```
D: > new hard > Sessions Digital verification > Assignment 6 > src_files.list.txt
1  ALSU_if.sv
2  ALSU.sv
3  ALSU_sequenceitem_pkg.sv
4  ALSU_sequence_pkg.sv
5  ALSU_sequencer_pkg.sv
6  ALSU_config.sv
7  ALSU_monitor_pkg.sv
8  ALSU_driver.sv
9  ALSU_agent_pkg.sv
10 ALSU_coverage_pkg.sv
11 ALSU_env.sv
12 ALSU_test.sv
13 ALSU_assertions.sv
14 ALSU_top.sv
```

Transcript:

```
***** IMPORTANT RELEASE NOTES *****
#
# You are using a version of the UVM library that has been compiled
# with 'UVM_NO_DEPRECATED' undefined.
# See http://www.eda.org/svdb/view.php?id=3313 for more details.
#
# You are using a version of the UVM library that has been compiled
# with 'UVM_OBJECT_MUST_HAVE_CONSTRUCTOR' undefined.
# See http://www.eda.org/svdb/view.php?id=3770 for more details.
#
# (Specify +UVM_NO_RELNOTES to turn off this notice)
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test ALSU_test...
# ** Warning: In instance '\ALSU_coverage_pkg::ALSU_coverage::cov_gp' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO ALSU_test.sv(34) @ 0: uvm_test_top [run_phase] Stimulus Generation Started
# *****
# * Questa UVM Transaction Recording Turned ON. *
# * recording_detail has been set. *
# * To turn off, set 'recording_detail' to off: *
# * uvm_config_db#(int) ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# *****
# UVM_INFO ALSU_test.sv(36) @ 20002: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 6
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [run_phase] 2
# ** Note: $finish : C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 20002 ns Iteration: 61 Instance: /ALSU_top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Test cases:



Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Functional Coverage:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances
/ALSU_coverage_pkg/ALSU_coverage		100.00%					
TYPE cov_gp		100.00%	100	100.00...		✓	auto(0)
CVP cov_gp::A_cp		100.00%	100	100.00...		✓	
CVP cov_gp::B_cp		100.00%	100	100.00...		✓	
CVP cov_gp::ALU_cp		100.00%	100	100.00...		✓	
CVP cov_gp::A_extremes		0.00%	100	0.00%		✓	
CVP cov_gp::B_extremes		0.00%	100	0.00%		✓	
CVP cov_gp::cross_cin		0.00%	100	0.00%		✓	
CVP cov_gp::cross_serial_in		0.00%	100	0.00%		✓	
CVP cov_gp::cross_redA		0.00%	100	0.00%		✓	
CVP cov_gp::cross_redB		0.00%	100	0.00%		✓	
CVP cov_gp::cross_direction		0.00%	100	0.00%		✓	
CROSS cov_gp::A_B_ADD_MUL		100.00%	100	100.00...		✓	
CROSS cov_gp::CIN_ADD_cross		100.00%	100	100.00...		✓	
CROSS cov_gp::shifting_cross		100.00%	100	100.00...		✓	
CROSS cov_gp::shifting_rotating_cross		100.00%	100	100.00...		✓	
CROSS cov_gp::OR_XOR_redA_cross		100.00%	100	100.00...		✓	
CROSS cov_gp::OR_XOR_redB_cross		100.00%	100	100.00...		✓	
CROSS cov_gp::INVALID_red_cross		100.00%	100	100.00...		✓	
INST \ALSU_coverage_pkg::ALSU_coverage::cov_gp		100.00%	100	100.00...		✓	

Assertion Coverage & directive coverage:

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak
/uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed__1735	Immediate	SVA	on	0	0	-	-	-
/uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed__1775	Immediate	SVA	on	0	0	-	-	-
/ALSU_sequence_pkg::ALSU_sequence::body/#ublk#37877255#28/immed__31	Immediate	SVA	on	0	1	-	-	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rst_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass_A_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass_B_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_or_A_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_or_B_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/or_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_xor_A_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_xor_B_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/xor_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/Add_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/mul_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_left_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_right_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate_left_p_assertion	Concurrent	SVA	on	0	1	-	0B	-
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate_right_p_assertion	Concurrent	SVA	on	0	1	-	0B	-

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rst_p_coverage	SVA	✓	Off	485	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass_A_p_coverage	SVA	✓	Off	844	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass_B_p_coverage	SVA	✓	Off	670	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_or_A_p_coverage	SVA	✓	Off	56	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_or_B_p_coverage	SVA	✓	Off	17	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/or_p_coverage	SVA	✓	Off	143	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_xor_A_p_coverage	SVA	✓	Off	57	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red_xor_B_p_coverage	SVA	✓	Off	23	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/xor_p_coverage	SVA	✓	Off	177	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/Add_p_coverage	SVA	✓	Off	65	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/mul_p_coverage	SVA	✓	Off	61	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_left_p_coverage	SVA	✓	Off	72	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_right_p_coverage	SVA	✓	Off	109	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate_left_p_coverage	SVA	✓	Off	98	1	Unli...	1	100%		✓	0
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate_right_p_coverage	SVA	✓	Off	94	1	Unli...	1	100%		✓	0

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

Assertion Coverage:
 Assertions 15 15 0 100.00%

Name	File(Line)	Failure Count	Pass Count
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rst_p assertion	ALSU_assertions.sv(104)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass A p assertion	ALSU_assertions.sv(105)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass B p assertion	ALSU_assertions.sv(106)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red or A p assertion	ALSU_assertions.sv(107)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red or B p assertion	ALSU_assertions.sv(108)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/or p assertion	ALSU_assertions.sv(109)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red xor A p assertion	ALSU_assertions.sv(110)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red xor B p assertion	ALSU_assertions.sv(111)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/xor p assertion	ALSU_assertions.sv(112)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/Add p assertion	ALSU_assertions.sv(113)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/mul p assertion	ALSU_assertions.sv(114)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift left p assertion	ALSU_assertions.sv(115)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift right p assertion	ALSU_assertions.sv(116)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate left p assertion	ALSU_assertions.sv(117)	0	1
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate right p assertion	ALSU_assertions.sv(118)	0	1

Directive Coverage:
 Directives 15 15 0 100.00%

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rst_p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(120)	485	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass A p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(121)	844	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/bypass B p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(122)	670	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red or A p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(123)	56	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red or B p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(124)	17	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/or p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(125)	143	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red xor A p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(126)	57	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/red xor B p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(127)	23	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/xor p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(128)	177	Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/Add p coverage	ALSU_assertions	Verilog	SVA	ALSU_assertions.sv(129)	65	Covered

Assignment 6 ---> Abdelrahman Khaled Fouad Abdelrahim

```
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/mul_p_coverage
    ALSU_assertions Verilog SVA ALSU_assertions.sv(130)
    61 Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_left_p_coverage
    ALSU_assertions Verilog SVA ALSU_assertions.sv(131)
    72 Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/shift_right_p_coverage
    ALSU_assertions Verilog SVA ALSU_assertions.sv(132)
    109 Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate_left_p_coverage
    ALSU_assertions Verilog SVA ALSU_assertions.sv(133)
    98 Covered
/ALSU_top/ALSU_DUT/ALSU_assertions_inst/rotate_right_p_coverage
    ALSU_assertions Verilog SVA ALSU_assertions.sv(134)
    94 Covered
```