

Project 1 -----> Abdelrahman Khaled Fouad Abdelrahim

Design code:

```
Workspace Trust P1.v basys_master.xdc
D: > new hard > Sessions Digital design and verification > mini project > P1.v
1 //instantiated module among the whole project
2 module Register_Mux #(parameter WIDTH=18,REG_IDENTIFIER=1,RSTTYPE="SYNC") (input [WIDTH-1:0] X,input CLK ,rst,EN,output [WIDTH-1:0] out);
3 reg [WIDTH-1:0] X_reg;
4 always@(posedge CLK, posedge rst) begin
5     if(RSTTYPE=="ASYNC") begin
6         if(rst) X_reg<=0;
7         else if(EN) X_reg<=X;
8     end
9 end
10 always@(posedge CLK) begin
11     if(RSTTYPE=="SYNC")begin
12         if(EN) begin
13             if(rst) X_reg<=0;
14             else X_reg <=X;
15         end
16     end
17 end
18 assign out =(REG_IDENTIFIER)?X_reg:X;
19 endmodule
20
21 module DSP48A1_Project (A,B,D,C,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
22 CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
23 //parameters declaration
24 parameter A0REG=0;
25 parameter A1REG=1;
26 parameter B0REG=0;
27 parameter B1REG=1;
28 parameter CREG=1;
29 parameter DREG=1;
30 parameter MREG=1;
31 parameter PREG=1;
32 parameter CARRYINREG=1;
33 parameter CARRYOUTREG=1;
34 parameter OPMODEREG=1;
35 parameter CARRYINSEL= "OPMODE5";
36 parameter B_INPUT="DIRECT";
37 parameter RSTTYPE="SYNC";
38 //input/output declaration
39 input [17:0] A,B,D,BCIN;
40 input [47:0] C,PCIN;
41 input [7:0] OPMODE;
42 input CLK,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
43 CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
44 output [17:0] BCOUT;
45 output [47:0] PCOUT,P;
46 output [35:0] M;
47 output CARRYOUT,CARRYOUTF;
48 //internal signals
49 wire [17:0] A0_reg,A1_reg,B0_input,B0_reg,B1_input,B1_reg,D_reg,Pre_add_sub_out;
50 wire [47:0] C_reg,concat_out,X_out ,Z_out;
51 wire [48:0] Post_add_sub_out;
52 wire[35:0] M_reg,multiplier_out;
53 wire [7:0] OPMODE_reg;
54 wire CARRYIN_reg,CYI,CYO;
55 //Project Main
56 assign B0_input =(B_INPUT=="DIRECT"?B:BCIN;
57 Register_Mux #(18,DREG,RSTTYPE) D_register (D,CLK,RSTD,CED,D_reg);
58 Register_Mux #(18,B0REG,RSTTYPE) B0_register (B0_input,CLK,RSTB,CEB,B0_reg);
59 Register_Mux #(18,A0REG,RSTTYPE) A0_register (A,CLK,RSTA,CEA,A0_reg);
60 Register_Mux #(18,A1REG,RSTTYPE) A1_register (A0_reg,CLK,RSTA,CEA,A1_reg);
61 Register_Mux #(48,CREG,RSTTYPE) C_register (C,CLK,RSTC,CEC,C_reg);
62 Register_Mux #(8,OPMODEREG,RSTTYPE) OPMODE_register (OPMODE,CLK,RSTOPMODE,CEOPMODE,OPMODE_reg);
63 assign CYI =(CARRYINSEL=="OPMODE5"?OPMODE_reg[5]:(CARRYINSEL=="CARRYIN"?CARRYIN:0;
64 Register_Mux #(1,CARRYINREG,RSTTYPE) CARRYIN_register (CYI,CLK,RSTCARRYIN,CECARRYIN,CARRYIN_reg);
65 //Pre_adder/Subtractor
66 assign Pre_add_sub_out =(OPMODE_reg[6])?(D_reg-B0_reg):(D_reg+B0_reg);
67 assign B1_input =(OPMODE_reg[4])?Pre_add_sub_out:B0_reg;
68 Register_Mux #(18,B1REG,RSTTYPE) B1_register (B1_input,CLK,RSTB,CEB,B1_reg);
69 assign BCOUT = B1_reg;
70 //Multiplier
71 assign multiplier_out = A1_reg*B1_reg;
72 assign concat_out ={D[11:0],A1_reg,B1_reg};
73 Register_Mux #(36,MREG,RSTTYPE) M_register (multiplier_out,CLK,RSTM,CEM,M_reg);
74 assign M =~(M_reg);
75 assign X_out=(OPMODE_reg[1:0]==0)?0:(OPMODE_reg[1:0]==1)?M_reg:(OPMODE_reg[1:0]==2)?P:concat_out;
76 assign Z_out=(OPMODE_reg[3:2]==0)?0:(OPMODE_reg[3:2]==1)?PCIN:(OPMODE_reg[3:2]==2)?P:C_reg;
77 //Post_adder/Subtractor
78 assign Post_add_sub_out =(OPMODE_reg[7])?(Z_out-(X_out+CARRYIN_reg)):(Z_out+X_out+CARRYIN_reg);
79 assign CYO = Post_add_sub_out[48];
80 Register_Mux #(1,CARRYOUTREG,RSTTYPE) CARRYOUT_register (CYO,CLK,RSTCARRYIN,CECARRYIN,CARRYOUT);
81 assign CARRYOUTF =CARRYOUT;
82 Register_Mux #(48,PREG,RSTTYPE) P_register (Post_add_sub_out[47:0],CLK,RSTP,CEP,P);
83 assign PCOUT=P;
84 endmodule
```

Project 1 -----> Abdelrahman Khaled Fouad Abdelrahim

Tb code:

```
Workspace Trust P1.v P1_tb.v run_tb.do basys_master.xdc
D: > new hard > Sessions Digital design and verification > mini project > P1_tb.v
1 module Project_tb ();
2 //Signal Declaration
3 reg CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
4 reg [7:0] OPMODE;
5 reg [17:0] A, B, D, BCIN;
6 reg [47:0] C, PCIN;
7 wire CARRYOUT, CARRYOUTF;
8 wire [17:0] BCOUT;
9 wire[35:0] M;
10 wire [47:0] PCOUT, P;
11 //DUT instantiation
12 DSP48A1_Project DUT (A, B, D, C, CLK, CARRYIN, OPMODE, BCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE,
13 CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE, PCIN, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
14 //CLOCK generation
15 initial begin
16     CLK=0;
17     forever begin
18         #1 CLK=~CLK;
19     end
20 end
21 initial begin
22     //reset all
23     CEA=1; CEB=1; CEM=1; CEP=1; CEC=1; CED=1; CECARRYIN=1; CEOPMODE=1;
24     RSTA=1; RSTB=1; RSTM=1; RSTP=1; RSTC=1; RSTD=1; RSTCARRYIN=1; RSTOPMODE=1;
25     #20;
26     if(P!=0) begin
27         $display("output is wrong");
28         $stop;
29     end
30     RSTA=0; RSTB=0; RSTM=0; RSTP=0; RSTC=0; RSTD=0; RSTCARRYIN=0; RSTOPMODE=0;
31     OPMODE='b00111101; //C+[(D+B).A]+OPMODE[5]
32     D=1000; B=2000; A=3; C=10; //Expected output = 3311
33     #20;
34     if(P!=9011) begin
35         $display("output is wrong");
36         $stop;
37     end
38     OPMODE='b01011101; //C+{(D-B).A}
39     D=35; B=15; A=5; C=50; //Expected output =150
40     #20
41     if(P!=150) begin
42         $display("output is wrong");
43         $stop;
44     end
45     OPMODE='b11001101; //C-(A.B)
46     B=15; A=5; C=250; //Expected output =175
47     #20
48     if(P!=175) begin
49         $display("output is wrong");
50         $stop;
51     end
52 $stop;
53 end
54 endmodule
```

Do file:

```
Workspace Trust P1.v P1_tb.v run_tb.do X
D: > new hard > Sessions Digital design and verification > mini project > run_tb.do
1 vlib work
2 vlog P1.v P1_tb.v
3 vsim -voptargs=+acc work.Project_tb
4 add wave *
5 add wave -position insertpoint \
6 sim:/Project_tb/DUT/A0_reg \
7 sim:/Project_tb/DUT/A1_reg \
8 sim:/Project_tb/DUT/B0_reg \
9 sim:/Project_tb/DUT/B1_reg \
10 sim:/Project_tb/DUT/D_reg \
11 sim:/Project_tb/DUT/C_reg \
12 sim:/Project_tb/DUT/M_reg \
13 sim:/Project_tb/DUT/OPMODE_reg \
14 sim:/Project_tb/DUT/CARRYIN_reg
15 run -all
16 #quit -sim
```


Project 1 -----> Abdelrahman Khaled Fouad Abdelrahim


Constrain file:

```
Workspace Trust | P1.v | basys_master.xdc X
D: > new hard > Sessions Digital design and verification > mini project > basys_master.xdc
1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5   IOSTANDARD LVCMOS33 } [get_ports CLK]
8  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]

152 ## Configuration options, can be used for all designs
153 set_property CONFIG_VOLTAGE 3.3 [current_design]
154 set_property CFGVBS VCC0 [current_design]
155
156 ## SPI configuration mode options for QSPI boot, can be used for all designs
157 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
158 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
159 set_property CONFIG_MODE SPIx4 [current_design]
```


Test cases:






Project 1 -----> Abdelrahman Khaled Fouad Abdelrahim

Implemented design:



Messages:



Utilization and timing reports:

