Single cycle RISC-V



Abd El Rahman Khaled Fouad Abd El Rahim

Table of contents

Abstract	3
Introduction	4
RISC-V Architecture	6
RISC-V instructions	9
Testing Script	11
Quest-Sim Snapshots	12
Elaborated Design Vivado	13
Schematic Design Vivado	14
Implementation Design Vivado	16
STA analysis and configurations	19
Udemy Certificate	21

Abstract

As shown In Figure 3.1, This project represents the design of RISC-V 32I microprocessor from scratch using HDL (Verilog) and tested using Questa-Sim by using exhausted testing of all possible different scenarios to maintain validation of all cases of the processor and implemented on Artix-7 (XC7A35TICPG236-1L) FPGA on Vivado by using a 12ns clock to solve any timing violations




Figure 3.1 Single cycle RISC-V processor

Introduction

RISC-V (Reduced Instruction Set Computing - Version Five) is an open-source and highly flexible instruction set architecture (ISA) that has gained significant traction in recent years. Unlike proprietary architectures such as ARM or x86, RISC-V is free to use and allows for customization, making it a preferred choice for a wide range of applications.

The RISC-V ISA follows the RISC (Reduced Instruction Set Computing) principles, which emphasize simplicity, efficiency, and modularity. It provides a base integer instruction set (RV32I, RV64I, RV128I) and various optional extensions (such as floating-point, vector processing, and atomic operations), making it suitable for different computing needs.

That processor has different Applications in the industry: -

- Embedded Systems:
 - 1) Used in IoT devices, microcontrollers, and sensors.
 - 2) Low power consumption makes it ideal for battery-powered applications.
- Artificial Intelligence & Machine Learning:
 - 1) Custom RISC-V cores optimize **AI and deep learning** workloads.
 - 2) Used in AI accelerators and edge computing devices.
- High-Performance Computing (HPC):
 - 1) RISC-V is being explored for **supercomputers** and **data centers**.
 - 2) Efficient vector processing extensions enhance performance in **scientific computing**.

- Consumer Electronics:
 - 1) Found in smartphones, wearables, and smart TVs.
 - 2) Companies like **Google, Western Digital, and NVIDIA** have shown interest in RISC-V-based designs.
- Education & Research
 - 1) Open-source nature makes RISC-V popular in **universities and** research labs.
 - 2) Used for teaching computer architecture and experimenting with custom instruction sets.

RISC-V architecture

Any microprocessor hardware contains the following: -

- **Fetch:** get the instruction from instruction memory
- **Decode:** understand what this instruction does
- **Execute:** get the data needed to perform the operation and do the operation indicated in the instruction
- **Mem op:** some instructions require data memory access such as (load & store)
- **Write back:** write the results in the registers (internal to processor)
- memory operation




Figure 6.1

In Figure 7.1 represents the instruction memory, register file, and data memory are all read combinationally. In other words, if the address changes, then the new data appears at RD after some propagation delay; no clock is involved. The clock controls writing only. These memories are written only on the rising edge of the clock. In this fashion, the state of the system is changed only at the clock edge. The address, data, and write enable must set up before the clock edge and must remain stable until a hold time after the clock edge. Because the state elements change their state only on the rising edge of the clock, they are synchronous sequential circuits. A microprocessor is built of clocked state elements and combinational logic, so it too is a synchronous sequential circuit. Indeed, a processor can be viewed as a giant finite state machine or as a collection of simpler interacting state machines.




Figure 7.1 State elements of a RISC-V processor

In Figure 7.2 the extend unit at which the processor adds the base address to the offset to find the address to read from memory.




Figure 7.2 Extend unit

In Figure 8.1 shows the complete single cycle processor after putting the control unit that controls all the signals in the processor




Figure 8.1 Complete single cycle processor

RISC-V instructions

- Base Integer Instruction Set (I)
 - Load and Store Instructions (LW, SW...)
 - Arithmetic Instructions (ADD, ADDI...)
 - Logical Instructions (AND, OR XOR...)
 - -Comparison Instructions (SLT, SLTI...)
 - Branch Instructions (Conditional Jumps) (BEQ, BGE...)
 - Jump Instructions (Unconditional Jumps) (JAL, JALR...)
- Multiplication and Division Extension (M)
- Atomic Extension (A)
- Floating-Point Extensions (F and D)
- Compressed Instructions (C)
- Vector Extension (V)
- Bit Manipulation Extension (B)

But in my design, I will be focusing on the Base Integer Instruction Set (I) as shown in Figure 10.1




Figure 10.1

Testing script

I validate the design functionality by exhausted testing script that tests all the instructions as shown in Figure 11.1 and if in address 100 (25 in hexadecimal) value =25 then the design functionality is successfully completed

```
# riscvtest.s
# Sarah.Harris@unlv.edu
# David_Harris@hmc.edu
# 27 Oct 2020
#
# Test the RISC-V processor:
# add, sub, and, or, slt, addi, lw, sw, beq, jal
# If successful, it should write the value 25 to address 100
# RISC-V Assembly Description Address
addi x2, x0, 5 # x2 = 5 0 0500113
addi x3, x0, 12 # x3 = 12 4 0000193
addi x7, x3, -9 # x7 = (12 - 9) = 3 8 FF718393
or x4, x7, x2 # x4 = (3 OR 5) = 7 C 0023E233
and x5, x3, x4 # x5 = (12 AND 7) = 4 10 0041F2B3
add x5, x5, x4 # x5 = 4 + 7 = 11 14 004282B3
beq x5, x7, end # shouldn't be taken 18 02728863
slt x4, x3, x4 # x4 = (12 < 7) = 0 1C 0041A233
beq x4, x0, around # shouldn't execute 24 00000293
around: slt x4, x7, x2 # x4 = (3 < 5) = 1 28 0023A233
add x7, x4, x5 # x7 = (1 + 11) = 12 2C 005203B3
sub x7, x7, x2 # x7 = (12 - 5) = 7 30 402383B3
sw x7, 84(x3) # [96] = 7 38 06002103
add x9, x2, x5 # x9 = (7 + 11) = 18 3C 005104B3
jal x3, end # jump to end, x3 = 0x44 40 008001EF
addi x2, x0, 1 # shouldn't execute 44 00100113
end: add x2, x2, x9 # x2 = (7 + 18) = 25 48 00910133
sw x2, 0x20(x3) # [100] = 25 4C 0221A023
done: beq x2, x2, done # infinite loop 50 00210063
```

Figure 11.1 Testing script

Quest-Sim Snapshots

In Figure 12.1 the result of my testing script will be shown in Address number 100 (25 in hexadecimal) and the design functionality is successfully completed




Figure 12.1 Questa-Sim snapshots

Elaborated Design Vivado

I used Artix-7 (XC7A35TICPG236-1L) FPGA on Vivado by using a 12 ns clock for my design and the elaborated design in Figure 13.1




Figure 13.1 Elaborated Design

In Figure 13.2, the messages of the report of the elaborated design showing there are no errors




Figure 13.2

Schematic Design Vivado

Now let's move forward to the next step which is synthesizing the design and Figures 14.1 and 15.1 shows the schematic of the synthesized design




Figure 14.1 overall synthesized design




Figure 15.1 Zoomed in Synthesized design

In Figures 15.2 and 15.3 shows that there are no errors in the synthesized design, and it is done successfully



Figure 15.2 Messages of synthesized design




Figure 15.3 Methodology of synthesized design

Implementation Design Vivado

As we completed the synthesization of the design let's move forward to the implementation step as shown in Figure 16.1




Figure 16.1 Implementation Design

In Figures 17.1 and 17.2 show that there are no errors in the implemented design, and it is done successfully



Figure 17.1 Message of implemented design



Figure 17.2 Methodology of implemented design

In Figure 17.3 shows the utilization of the implemented design on the FPGA used (Artix-7)




Figure 17.3 Utilization report of the implemented design

In Figure 18.1 clarifies the Power report of the implementation and shows the static power and dynamic power of the design




Figure 18.1 Power report of the implemented design

STA analysis and configurations

RISC-V is designed with 12 ns clock to solve any time violations such as hold time violations and setup time violations, and we will take a closer look at the lowest delay path that is related to the hold time and most delay path (critical path) that is related to the setup time and make sure that our design is clear of violations.

In Figure 19.1 shows the Critical path of the implemented design and in Figure 19.2 shows the lowest delay path of the design



Figure 19.1 Critical path




Figure 19.2 lowest delay path

In Figure 20.1 the timing report of the implemented design is clear of any violations as the slack is a positive value




Figure 20.1 Timing report of the implemented design

Udemy Certificate



Certificate un: UC-67b30795-775a-4d7b-9fd3-0a5cf4e8bda0
Certificate url: ude.my/UC-67b30795-775a-4d7b-9fd3-0a5cf4e8bda0
Reference Number: 0004

CERTIFICATE OF COMPLETION

Building a RISC-V SoC From Scratch!

Instructors Mohamed Nasser, Abdulaziz El-Safty, Ramy Rabie

Abdelrahman Khaled Fouad Abdelrahim

Date Feb. 9, 2025 Length 6.5 total hours