

## **Project**

### **SPI-Slave with single port RAM**


#### **Team members:**

**Ahmed Haitham Othman**

**Abdelrahman Khaled Fouad**


**Mohamed Adel Abdelrahem**

1<sup>st</sup> test the reset




2<sup>nd</sup> test the write address the ns will be 100 which is WRITE state

And the rx\_data will change every clk cycle with 1 bit input serial and after 10 clk cycle (counter==10) the rx\_data is now full with the wr\_address




3<sup>rd</sup> now the rx\_data is full and after 1 clk cycle the the rx\_valid=1 .


And @ 2<sup>nd</sup> clk cycle the addr\_wr=rx\_data=60.




#### 4<sup>th</sup> now write data begin



Here the bit control become zero and the next clk the rx[9]=0 so it's not changed and @53 ns the rx[8]=1 so it's changed to rx\_data=01..... and so on the data in which is 100 decimal.




Here the rx\_valid=1 and the next clk edge the mem changed @addr=60 to be 100 see next fig.




5<sup>th</sup> the read address test.


After we pass the address @rx\_data the addr\_rd changed to be 60



In next figure the cs changed to be 011 which is READ\_DATA state




Now after 2 clk cycle the 2 bit is 11 which is read data so ram will read address 60 and send it to tx\_data and the slave after that convert it into serial output MISO



Now the MISO started to change one by one

0 1 1 0 0 1 0 0 >> which is 100 in decimal that is the data in address 60 we wrote before .




The remaining part of simulation is test with different numbers only but the same behavior .


## 2) Synthesis snippets for each encoding

### • Schematic after the elaboration & synthesis


#### Gray encoding










## One\_hot encoding





## Sequential encoding





- Synthesis report showing the encoding used

### Gray encoding

```
(* fsm_encoding = "gray" *)
```

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
READ_ADD	011	010
READ_DATA	010	011
WRITE	111	100

### One\_hot encoding

```
ie (* fsm_encoding = "one_hot" *) [
ile 'RAM_SPI' [E:/Digital course/pr
```

State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	001
READ_ADD	00100	010
READ_DATA	01000	011
WRITE	10000	100

## Sequential encoding

```
(* fsm_encoding = "sequential" *)  
= 'RAM SPI' [E:/Digital course/pro]
```

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
READ_ADD	010	010
READ_DATA	011	011
WRITE	100	100

### • Timing report snippet

## Gray encoding

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.714 ns	Worst Hold Slack (WHS): 0.164 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 82	Total Number of Endpoints: 82	Total Number of Endpoints: 40
All user specified timing constraints are met.		

## One\_hot encoding


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.714 ns	Worst Hold Slack (WHS): 0.164 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 82	Total Number of Endpoints: 82	Total Number of Endpoints: 42
All user specified timing constraints are met.		

## Sequential encoding


Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.714 ns	Worst Hold Slack (WHS): 0.164 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 82	Total Number of Endpoints: 82	Total Number of Endpoints: 40
All user specified timing constraints are met.		

- Snippet of the critical path highlighted in the schematic


Gray encoding



## One\_hot encoding



## Sequential encoding



## 3) Implementation snippets for each encoding

- Utilization report

Gray encoding

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ N SPI		53	40	0.5	5	1
m1 (RAM_SPI)		17	8	0.5	0	0

One\_hot encoding

Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ N SPI		47	44	1	20	47	8	0.5	5	1
m1 (RAM_SPI)		16	8	1	7	16	0	0.5	0	0

Sequential encoding

Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ N SPI		48	40	1	21	48	13	0.5	5	1
m1 (RAM_SPI)		15	8	1	8	15	0	0.5	0	0

• Timing report snippet

Gray encoding

Design Timing Summary			
Setup		Hold	Pulse Width
Worst Negative Slack (WNS):		Worst Hold Slack (WHS):	Worst Pulse Width Slack (WPWS):
6.494 ns		0.146 ns	4.500 ns
Total Negative Slack (TNS):		Total Hold Slack (THS):	Total Pulse Width Negative Slack (TPWS):
0.000 ns		0.000 ns	0.000 ns
Number of Failing Endpoints:		Number of Failing Endpoints:	Number of Failing Endpoints:
0		0	0
Total Number of Endpoints:		Total Number of Endpoints:	Total Number of Endpoints:
83		83	40
All user specified timing constraints are met.			

One\_hot encoding

Design Timing Summary			
Setup		Hold	Pulse Width
Worst Negative Slack (WNS): 6.257 ns		Worst Hold Slack (WHS): 0.118 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 83		Total Number of Endpoints: 83	Total Number of Endpoints: 42
All user specified timing constraints are met.			


Sequential encoding

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.606 ns	Worst Hold Slack (WHS): 0.102 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 83	Total Number of Endpoints: 83	Total Number of Endpoints: 40
All user specified timing constraints are met.		




- FPGA device snippet


Gray encoding



## One\_hot encoding



## Sequential encoding



4) Snippet of the “Messages” tab showing no critical warnings or errors after running elaboration, synthesis, implementation and a successful bitstream generation.

### Elaboration

From sequential encoding

Tcl Console Messages x Log Reports Design Runs

Warning (7) Info (245) Status (510) Show All

- Elaborated Design (2 warnings)
  - General Messages (2 warnings)
    - [Synth 8-567] referenced signal 'read\_address\_received' should be on the sensitivity list [FSM.v:83] (1 more like this)
  - Synthesis (5 warnings)
    - [Synth 8-567] referenced signal 'read\_address\_received' should be on the sensitivity list [FSM.v:83] (1 more like this)
    - [Synth 8-327] inferring latch for variable 'FSM\_sequential\_ns\_reg' [FSM.v:86]
    - [Synth 8-6014] Unused sequential element m1/tx\_valid\_reg was removed. [RAM.v:18]
    - [Constraints 18-5210] No constraint will be written out.

## Synthesis

From one\_hot encoding

Tcl Console Messages x Log Reports Design Runs Timing Debug

Warning (5) Info (47) Status (33) Show All

- Vivado Commands (3 infos)
  - General Messages (3 infos)
    - [IP\_Flow 19-234] Refreshing IP repositories
    - [IP\_Flow 19-1704] No user IP repositories specified
    - [IP\_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
  - Synthesis (5 warnings, 35 infos)
    - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
    - [Synth 8-5534] Detected attribute (\* fsm\_encoding = "one\_hot" \*) [FSM.v:19]
    - [Synth 8-6157] synthesizing module 'SPI' [FSM.v:11] (1 more like this)


## Implementation

From sequential encoding

Tcl Console Messages x Log Reports Design Runs Power DRC Methodology Timing


Warning (5) Info (243) Status (503) Show All

- Vivado Commands (3 infos)
  - General Messages (3 infos)
    - [IP\_Flow 19-234] Refreshing IP repositories
    - [IP\_Flow 19-1704] No user IP repositories specified
    - [IP\_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
  - Synthesis (5 warnings, 35 infos)
    - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
    - [Synth 8-5534] Detected attribute (\* fsm\_encoding = "sequential" \*) [FSM.v:19]
    - [Synth 8-6157] synthesizing module 'SPI' [FSM.v:11] (1 more like this)




## bitstream generation

from sequential encoding



After debug choosing gray encoding:

Synthesis



100			
101	State	New Encoding	Previous Encoding
102			
103	IDLE	000	000
104	CHK_CMD	001	001
105	READ_ADD	011	010
106	READ_DATA	010	011
107	WRITE	111	100
108			
109	INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'SPI'		

Tcl ConsoleMessagesLogReportsDesign RunsTiming x Debug

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (16)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

Timing Summary - timing\_1

Setup

Hold

Pulse Width

Worst Negative Slack (WNS): 6.714 ns

Worst Hold Slack (WHS): 0.164 ns

Worst Pulse Width Slack (WPWS): 4.500 ns

Total Negative Slack (TNS): 0.000 ns

Total Hold Slack (THS): 0.000 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Total Number of Endpoints: 82

Total Number of Endpoints: 82

Total Number of Endpoints: 40

All user specified timing constraints are met.

Tcl Console

Messages

Log

Reports

Design Runs

Utilization

Timing

Debug

Q

≡

⌵

Q

≡

⌵

%

Hierarchy

Hierarchy

Summary

▼ Slice Logic

▼ Slice LUTs (<1%)

LUT as Logic (<1%)

▼ Slice Registers (<1%)

Register as Latch (<1%)

Name

1

^

▼

Slice LUTs (20800)

Slice Registers (41600)

Block RAM Tile (50)

Bonded IOB (106)

BUFGCTRL (32)

▼ N SPI

dbg\_hub (dbg\_hub\_CV)

m1 (RAM\_SPI)

u\_ila\_0 (u\_ila\_0\_CV)

55

40

0.5

5

1

0

0

0

0

0

17

8

0.5

0

0

0


0

0

0

0

## Implementation



Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFCTRL (32)	BSCANE2 (4)
N SPI	1293	1956	10	649	1185	108	740	1	5	2	1
>  dbg_hub (dbg_hub)	475	727	0	237	451	24	302	0	0	1	1
m1 (RAM_SPI)	16	8	0	7	16	0	0	0.5	0	0	0
>  u_ila_0 (u_ila_0)	764	1189	10	392	680	84	425	0.5	0	0	0

Tcl Console Messages x Log Reports Design Runs Power DRC Methodology Timing ? \_ □ □

🔍 ☒ Warning (9) ☒ Info (264) ☐ Status (514) Show All ⚙

▼ Vivado Commands (3 infos)

  ▼ General Messages (3 infos)

    🔍 [IP\_Flow 19-234] Refreshing IP repositories

    🔍 [IP\_Flow 19-1704] No user IP repositories specified

    🔍 [IP\_Flow 19-2313] Loaded Vivado IP repository 'F:/ilinx/vivado/2018.2/data/ip'.

▼ Synthesis (5 warnings, 35 infos)

  🔍 [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35li'

  🔍 [Synth 8-5534] Detected attribute (\* fsm\_encoding = "gray" \*) [FSM.v.19]

  > 🔍 [Synth 8-6157] synthesizing module 'SPI' [FSM.v.1] (1 more like this)

## Bitstream Generation Completed ✕

Bitstream Generation successfully completed.

### Next

☒ View Reports

☐ Open Hardware Manager

☐ Generate Memory Configuration File

☐ Don't show this dialog again

OK Cancel