1) Verification plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	Testing the Active low Async reset, when it's active outputs must be	Directed testing at the start of the simulation		Assertion in the design to check that the outputs are low
	low while constraining reset signal to be inactive most of the time			
FIFO_2	Testing that Overflow flag is high if write enable is high and FIFO is full	Randomized testing throughout the simulation	bins for cross coverage between wr_en and overflow	Assertion in the design to check that Overflow is high
FIFO_3	Testing that Underflow flag is high if read enable is high and FIFO is empty	Randomized testing throughout the simulation	bins for cross coverage between rd_en and underflow	Assertion in the design to check that Underflow is high
FIFO_4	Testing that write acknowledge is high if write operation is done	Randomized testing throughout the simulation	bins for cross coverage between wr_en and wr_ack	Assertion in the design to check that Wr_ack is high
	(Write_enable is high and FIFO is not full)			
FIFO_5	Testing that full flag is high when count equal to FIFO_DEPTH	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en and Full	Assertion in the design to check that full is high
FIFO_6	Testing that Empty flag is high when count equal to zero	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en and Empty	Assertion in the design to check that empty is high
FIFO_7	Testing that almostfull flag is high when count equal to FIFO_DEPTH-1	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en & almostfull	Assertion in the design to check that almostfull is high
FIFO_8	Testing that almostempty flag is high when count equal to one	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en & almostempty	Assertion in the design to check that almostempty is high

2) <u>Do file:</u>

Excluding invalid cases to happen from the coverage as wr_en=1, rd_en=0, empty=1

```
| E rundo | E FIFO_tops | E FI
```

3) Codes:

Design:

```
    ■ FIFO_if.sv  
    ■ FIFO_sv  
    ■ FIFO_shared_pkg.sv  
    ■ FIFO_transaction_pkg.sv
     module FIFO(FIFO if.DUT FIFOif);
     parameter FIFO_DEPTH = 8;
     logic [FIFO_WIDTH-1:0] data_in,data_out;
     logic clk, rst_n, wr_en, rd_en,wr_ack, overflow,full, empty, almostfull, almostempty, underflow;
    assign rst_n = FIFOif.rst_n;
     assign data_in = FIFOif.data_in;
     assign rd_en = FIFOif.rd_en;
    assign FIFOif.data_out=data_out;
assign FIFOif.wr_ack=wr_ack;
     assign FIFOif.overflow=overflow;
     assign FIFOif.empty=empty;
     assign FIFOif.almostfull=almostfull;
     assign FIFOif.almostempty=almostempty;
     assign FIFOif.underflow=underflow;
     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
     reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
     initial $readmemb("FIFO_init.dat", mem);
     reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
     reg [max_fifo_addr:0] count;
     always @(posedge clk or negedge rst_n) begin
             wr_ptr <= 0;
            underflow <= 0;
            overflow <= 0;
           mem[wr_ptr] <= data_in;</pre>
            wr_ptr <= wr_ptr + 1;
            overflow <= 0;
           wr_ack <= 0;
            if (full & wr_en)
                overflow <= 1;
                overflow <= 0;
```

```
always @(posedge clk or negedge rst n) begin
     else if (rd_en && count != 0) begin
          data_out <= mem[rd_ptr];</pre>
          rd_ptr <= rd_ptr + 1;
          underflow <= 0;
        if (empty & rd_en)
               underflow <= 1;
               underflow <= 0:
always @(posedge clk or negedge rst_n) begin
  if (!rst_n) begin
        if (({wr_en, rd_en} == 2'b10) && !full)
         else if ( ({wr_en, rd_en} == 2'b01) && !empty)
| count <= count - 1;
          count <= count - 1;
else if (({{wr_en, rd_en} == 2'b11}) && empty)</pre>
               count <= count + 1;
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
property reset_p;
     @(posedge clk) !rst_n |-> (count==0 && !overflow && !underflow && !full && empty && !almostfull && !almostempty && !wr ack);
 property overflow_p;
      @(posedge clk) disable iff (!rst_n) (wr_en && count==8) |=> (overflow && !wr_ack);
      @(posedge clk) disable iff (!rst_n) (rd_en && count==0) |=> (underflow);
      @(posedge clk) disable iff (!rst_n) (count!=8 && wr_en) |=> wr_ack;
 property full_p;
 property empty_p;
      @(posedge clk) disable iff (!rst_n) (count==0) |-> empty;
      @(posedge clk) disable iff (!rst_n) (count==7) |-> almostfull;
 property almostempty_p;
@(posedge clk) disable iff (!rst_n) (count==1) |-> almostempty;
overflow_assertion: assert property(reset_p);
Underflow_assertion: assert property(overflow)
overflow_assertion: assert property(overflow_p);
underflow_assertion: assert property(underflow_p)
wr_ack_assertion: assert property(wr_ack_p);
                                                v(underflow_p);
wr_ack_assertion: assert property(wr_ack
full_assertion: assert property(full_p);
empty_assertion: assert property(empty_p)
almostfull_assertion: assert property(empty_p);
almostgull_assertion: assert property(almost
almostempty_assertion: assert property(almostfull_p);
                                                  v(almostempty p);
reset_coverage: cover property(reset_p);
overflow_coverage: cover property(overflow)
overflow_coverage: cover property(overflow_p);
underflow_coverage: cover property(underflow_p);
wr_ack_coverage: cover property(wr_ack_p);
                                             y(underflow_p);
wr_ack_coverage: cover property(wr_ack_
full_coverage: cover property(full_p);
empty_coverage: cover property(empty_p)
almostfull_coverage: cover property(empty_p);
almostfull_coverage: cover property(almost
almostempty_coverage: cover property(almostfull_p);
                                                y(almostempty p);
```

endmodule

Testbench:

```
      ➡ FIFO_tb.sv
      ●
      ➡ FIFO_if.sv
      ●
      ➡ FIFO_shared_pkg.sv
      ●
      ➡ FIFO_transaction_pkg.sv
      ●
      ➡ FIFO_coverage_p

     import FIFO_transaction_pkg::*;
      import FIFO_scoreboard_pkg::*;
      import FIFO shared pkg::*;
      module FIFO_tb(FIFO_if.tb FIFOif);
      FIFO transaction #(16,8) FIFO tr =new();
      parameter FIFO WIDTH = 16;
      parameter FIFO_DEPTH = 8;
      logic [FIFO WIDTH-1:0] data in,data out;
     logic clk, rst_n, wr_en, rd_en,wr_ack, overflow,full, empty, almostfull, almostempty, underflow;
      assign clk = FIFOif.clk;
    assign data_out = FIFOif.data_out;
    assign wr_ack = FIFOif.wr_ack;
      assign overflow = FIFOif.overflow;
    assign underflow = FIFOif.underflow;
 20 assign full=FIFOif.full;
      assign empty = FIFOif.empty;
     assign almostfull = FIFOif.almostfull;
     assign almostempty = FIFOif.almostempty;
      assign FIFOif.rst_n = rst_n;
     assign FIFOif.data_in = data_in;
     assign FIFOif.wr_en = wr_en;
      assign FIFOif.rd en = rd en;
          rst n=0; data in=0; wr en=0; rd en=0;
          @(negedge clk);
          repeat(1000) begin
            assert(FIFO_tr.randomize());
              rst_n = FIFO_tr.rst_n;
             data_in = FIFO_tr.data_in;
             wr_en = FIFO_tr.wr_en;
              rd_en = FIFO_tr.rd_en;
              @(negedge clk);
          test finished=1;
      endmodule
```

Interface:

```
FIFO_ifsv  FIFO_tbsv  FIFO_sv  FIFO_sv  FIFO_shared_pkg.sv  FIFO_transaction_pkg.sv  FIFO_coverage_pkg.sv  FIFO_scorebox

D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_ifsv

interface FIFO_if(clk);

input bit clk;

parameter FIFO_MIDTH = 16;
parameter FIFO_DEPTH = 8;

logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic wr_ack, overflow, full, empty, almostfull, almostempty, underflow

input data_in,clk, rst_n, wr_en, rd_en,
output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow

j;

modport b(
input clk,data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow,
output data_in, rst_n, wr_en, rd_en
j;

modport th(
input clk,data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow,
output data_in, rst_n, wr_en, rd_en
j;
input clk,data_in, rst_n, wr_en, rd_en,
j;
input clk,data_in, rst_n, wr_en, rd_en,data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow
j;
endinterface
```

Top module:

Monitor:

```
≡ FIFO_monitor.sv

■
                                                                                                     ■ FIFO_coverage_pkg.sv •
D: > new hard > Sessions Digital verification > Sync FIFO project > ≡ FIFO_monitor.sv
      import FIFO_transaction_pkg::*;
      import FIFO_coverage_pkg::*;
      import FIFO_scoreboard_pkg::*;
      import FIFO_shared_pkg::*;
      module FIFO monitor(FIFO if.MONITOR FIFOif);
      FIFO_transaction FIFO_tr_mon = new();
      FIFO coverage FIFO cv mon = new();
      FIFO_scoreboard FIFO_sb_mon = new();
              @(negedge FIFOif.clk);
              FIFO_tr_mon.clk = FIFOif.clk;
              FIFO_tr_mon.rst_n = FIFOif.rst_n;
               FIFO_tr_mon.data_in = FIFOif.data_in;
              FIFO_tr_mon.wr_en = FIFOif.wr_en;
              FIFO tr mon.rd en = FIFOif.rd en;
              FIFO_tr_mon.data_out = FIFOif.data_out;
              FIFO_tr_mon.wr_ack = FIFOif.wr_ack;
              FIFO_tr_mon.overflow = FIFOif.overflow;
              FIFO tr mon.underflow = FIFOif.underflow;
              FIFO_tr_mon.full = FIFOif.full;
              FIFO_tr_mon.empty = FIFOif.empty;
               FIFO_tr_mon.almostfull = FIFOif.almostfull;
              FIFO_tr_mon.almostempty = FIFOif.almostempty;
           fork
                   FIFO_cv_mon.sample_data(FIFO_tr_mon);
                   FIFO_sb_mon.check_data(FIFO_tr_mon);
           if(test finished==1) begin
               $display("Error_count=%0d,Correct_count=%0d",Error_count,Correct_count);
               $stop;
       end
```

Shared package:

Transaction package:

Coverage package:

```
    $\mathbb{E}$ FIFO_ifsv
    $\mathbb{E}$ FIFO_shared_pkg.sv
    $\mathbb{E}$ FIFO_transaction_pkg.sv
    $\mathbb{E}$ FIFO_coverage_pkg.sv

     package FIFO_coverage_pkg;
      import FIFO_transaction_pkg::*;
      import FIFO_shared_pkg::*;
      class FIFO_coverage #(int FIFO_WIDTH = 16 , int FIFO_DEPTH = 8);
      FIFO_transaction #(16,8) F_cvg_txn = new();
          data_out_cp: coverpoint F_cvg_txn.data_out {
              bins data_out_bin = {[0:$]};
              option.weight=0;
          wr_rd_data_out: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,data_out_cp;
          wr_rd_wr_ack: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.wr_ack;
          wr_rd_overflow: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.overflow;
          wr_rd_underflow: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.underflow;
          wr_rd_full: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.full;
          wr_rd_empty: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.empty;
          wr_rd_almostfull: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.almostfull;
          wr_rd_almostempty: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.almostempty;
      function new();
          FIFO_coverage = new();
      function sample_data(FIFO_transaction #(16,8) F_txn);
          F_cvg_txn = F_txn;
          FIFO coverage.sample();
      endpackage
```

Scoreboard Package:

empty_ref=0;

```
E FIFO_if.sv ● E FIFO_sv ● E FIFO_shared_pkg.sv ● E FIFO_transaction_pkg.sv ● E FIFO_coverage_pkg.sv ● E FIFO_scoreboard_pkg.sv ● E FIFO_monitor.sv

FIFO tb.sv
D: \gt new hard \gt Sessions Digital verification \gt Sync FIFO project \gt \equiv FIFO_scoreboard_pkg.sv
             package FIFO_scoreboard_pkg;
              import FIFO_transaction_pkg::*;
             import FIFO_shared_pkg::*;
             class FIFO scoreboard #(int FIFO WIDTH = 16 , int FIFO DEPTH = 8);
             logic wr_ack_ref, overflow_ref,underflow_ref,full_ref, empty_ref, almostfull_ref, almostempty_ref;
             function void check_data(FIFO_transaction #(16,8) FIFO_check);
                     reference model(FIFO check);
                     if((FIFO_check.data_out!=data_out_ref) || (FIFO_check.wr_ack!=wr_ack_ref) || (FIFO_check.overflow!=overflow_ref) || (FIFO_check.underflow!=underflow_ref) || (FIFO_check.full!=full_ref) || (FIFO_check.empty!=empty_ref) || (FIFO_check.almostfull!=almostfull!=almostfull] | (FIFO_check.almostempty!= almostempty_ref) || (FIFO_check.almostfull!=almostfull] || (FIFO_check.almostfull!=almostfull] || (FIFO_check.almostfull!=almostfull] || (FIFO_check.almostfull!=almostfull] || (FIFO_check.almostfull!=almostfull] || (FIFO_check.almostfull!=almostfull] || (FIFO_check.almostfull!=almostfull!=almostfull] || (FIFO_check.almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almostfull!=almo
                              $display("Error in Checking values");
             function void reference_model(FIFO_transaction #(16,8) FIFO_ref);
                     if(!FIFO_ref.rst_n) begin
                            count=0; wr_ack_ref=0; overflow_ref=0; underflow_ref=0; full_ref=0; empty_ref=1; almostfull_ref=0; almostempty_ref=0;
                            if(FIFO_ref.rd_en && FIFO_ref.wr_en && count==0) begin
                                  underflow_ref=1;
FIFO_queue.push_front(FIFO_ref.data_in);
                                 almostempty_ref=1;
almostfull_ref=0;
                                  full ref=0;
                           else if(FIFO_ref.rd_en && FIFO_ref.wr_en && count==8) begin
                                overflow_ref=1;
                                  data out ref=FIFO queue.pop back();
                                  wr ack ref=0;
                                underflow_ref=0;
almostempty_ref=0;
                                 almostfull ref=1;
                                  empty_ref=0;
full_ref=0;
                            end
//Write and Read Together
                                   if(FIFO_ref.wr_en && count < FIFO_DEPTH) begin</pre>
                                           count++;
                                          data_out_ref=FIFO_queue.pop_back();
                                           count--;
                    if(FIFO_ref.wr_en && full_ref) overflow_ref=1;
                           else overflow_ref=0;
//Underflow signal
                             if(FIFO_ref.rd_en && empty_ref) underflow_ref=1;
                    if((FIFO_ref.rd_en && FIFO_ref.wr_en && empty_ref)||(FIFO_ref.wr_en && count <= FIFO_DEPTH && overflow_ref==0)) wr_ack_ref=1;
                            if(count == FIFO_DEPTH) full_ref=1;
                            //Empty signal
if(count == 0) empty_ref=1;
```

4) Questa snippets:

Bugs in the design are explained in the comments section and updated in the design.


Transcript:

```
# Error_count=0,Correct_count=1002
# ** Note: $stop : FIFO_monitor.sv(45)
# Time: 2004 ns Iteration: 1 Instance: /FIFO_top/FIFOmonitor
# Break in Module FIFO_monitor at FIFO_monitor.sv line 45
```

Cross Coverage:


```
________/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage__1
                                                                          100.00%
  TYPE FIFO_coverage
                                                                          100.00%
                                                                                     100 100.00...
                                                                                                                              auto(1)
     E- CVP FIFO_coverage::data_out_cp
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_txn.wr_en__0#}
                                                                          100.00%
                                                                                     100 100.00...
     Type FIFO_coverage::{#F_cvg_txn.rd_en__1#}
                                                                          100.00%
                                                                                     100
                                                                                         100.00...
     E- CVP FIFO_coverage::{#F_cvg_txn.almostempty__2#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO _coverage::{#F_cvg_txn.wr_en__3#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_bxn.rd_en__4#}
                                                                          100.00%
                                                                                     100 100.00...
     L- CVP FIFO_coverage::{#F_cvg_txn.almostfull__5#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_txn.wr_en__6#}
                                                                          100.00%
                                                                                     100 100.00...
     +- CVP FIFO_coverage::{#F_cvg_txn.rd_en__7#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO_coverage::{#F_cvg_txn.empty__8#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_txn.wr_en__9#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_txn.rd_en__10#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO_coverage::{#F_cvg_txn.full__11#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO_coverage::{#F_cvg_bxn.wr_en__12#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_txn.rd_en__13#}
                                                                          100.00%
                                                                                     100 100.00...
     Type CVP FIFO _coverage::{#F_cvg_txn.underflow__14#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO_coverage::{#F_cvg_txn.wr_en__15#}
                                                                          100.00%
                                                                                     100 100.00...
     LYP FIFO_coverage::{#F_cvg_txn.rd_en__16#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_txn.overflow__17#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO_coverage::{#F_cvg_txn.wr_en__18#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_txn.rd_en__19#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO_coverage::{#F_cvg_txn.wr_ack__20#}
                                                                          100.00%
                                                                                     100 100.00...
     E- CVP FIFO_coverage::{#F_cvg_txn.wr_en__21#}
                                                                          100.00%
                                                                                     100 100.00...
     CVP FIFO_coverage::{#F_cvg_bxn.rd_en__22#}
                                                                          100,00%
                                                                                     100 100.00...
     CROSS FIFO_coverage::wr_rd_data_out
                                                                          100.00%
                                                                                     100 100.00...
     CROSS FIFO_coverage::wr_rd_wr_ack
                                                                          100.00%
                                                                                     100 100.00...
     CROSS FIFO_coverage::wr_rd_overflow
                                                                          100.00%
                                                                                     100 100.00...
     CROSS FIFO_coverage::wr_rd_underflow
                                                                          100.00%
                                                                                     100 100.00...
                                                                          100.00%
     100 100.00...
     100.00%
                                                                                     100 100.00...
     100.00%
                                                                                     100 100.00...
     100.00%
                                                                                     100 100.00...
```

Assertion coverage and Directive coverage:




Test cases:

Initializing the FIFO with zeros then activating the reset then random write and read operations.



Comparing Reference model with Transaction model.



Overall view of the simulation.

