

# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

## 1) Verification plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	Testing the Active low Async reset, when it's active outputs must be low while constraining reset signal to be inactive most of the time	Directed testing at the start of the simulation		Assertion in the design to check that the outputs are low
FIFO_2	Testing that Overflow flag is high if write enable is high and FIFO is full	Randomized testing throughout the simulation	bins for cross coverage between wr_en and overflow	Assertion in the design to check that Overflow is high
FIFO_3	Testing that Underflow flag is high if read enable is high and FIFO is empty	Randomized testing throughout the simulation	bins for cross coverage between rd_en and underflow	Assertion in the design to check that Underflow is high
FIFO_4	Testing that write acknowledge is high if write operation is done (Write_enable is high and FIFO is not full)	Randomized testing throughout the simulation	bins for cross coverage between wr_en and wr_ack	Assertion in the design to check that Wr_ack is high
FIFO_5	Testing that full flag is high when count equal to FIFO_DEPTH	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en and Full	Assertion in the design to check that full is high
FIFO_6	Testing that Empty flag is high when count equal to zero	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en and Empty	Assertion in the design to check that empty is high
FIFO_7	Testing that almostfull flag is high when count equal to FIFO_DEPTH-1	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en & almostfull	Assertion in the design to check that almostfull is high
FIFO_8	Testing that almostempty flag is high when count equal to one	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en & almostempty	Assertion in the design to check that almostempty is high

## 2) Do file:

Excluding invalid cases to happen from the coverage as wr\_en=1, rd\_en=0, empty=1

```
run.do
FIFO_top.sv
FIFO_tb.sv
FIFO_monitor.sv
FIFO_if.sv
FIFO.sv
FIFO_shared_pkg.sv
FIFO_transaction_pkg.sv
FIFO_coverage_pkg.sv
FIFO_scoreboard_pkg.sv
FIFO_tb.sv
FIFO_monitor.sv
FIFO_top.sv
+cover -covercells

D: > new hard > Sessions Digital verification > Sync FIFO project > run.do
1 vlib work
2 vlog FIFO_if.sv FIFO.sv FIFO_shared_pkg.sv FIFO_transaction_pkg.sv FIFO_coverage_pkg.sv FIFO_scoreboard_pkg.sv FIFO_tb.sv FIFO_monitor.sv FIFO_top.sv +cover -covercells
3 vsim -voptargs=+acc work.FIFO_top -cover
4 add wave -position insertpoint sim:/FIFO_top/FIFOif/*
5 add wave -position insertpoint \
6 sim:/FIFO_top/FIFOdut/mem \
7 sim:/FIFO_top/FIFOdut/wr_ptr \
8 sim:/FIFO_top/FIFOdut/rd_ptr \
9 sim:/FIFO_top/FIFOdut/count \
10 sim:/FIFO_shared_pkg::Error_count \
11 sim:/FIFO_shared_pkg::Correct_count \
12 sim:/FIFO_shared_pkg::test_finished
13 run -all
14 add wave -position insertpoint \
15 sim:/FIFO_top/FIFOmonitor/FIFO_tr_mon \
16 sim:/FIFO_top/FIFOmonitor/FIFO_sb_mon
17 restart
18 run -all
19 coverage save FIFO_top.ucdb -onexit
20 coverage exclude -cvgpath {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_wr_ack/<auto[0],auto[1],auto[1]>}
21 {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_wr_ack/<auto[0],auto[0],auto[1]>}
22 {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_overflow/<auto[0],auto[1],auto[1]>}
23 {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_overflow/<auto[0],auto[0],auto[1]>}
24 {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_underflow/<auto[1],auto[0],auto[1]>}
25 {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_underflow/<auto[0],auto[0],auto[1]>}
26 {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_full/<auto[1],auto[1],auto[1]>}
27 {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1/FIFO_coverage/wr_rd_full/<auto[0],auto[1],auto[1]>}
```

# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

## 3) Codes:

### Design:

```
FIFO_if.sv • FIFO.sv • FIFO_shared_pkg.sv • FIFO_transaction_pkg.sv • FIFO_coverage_pkg.sv • FIFO_scoreboard_pkg.sv
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO.sv
1  ///////////////////////////////////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: FIFO Design
6  //
7  ///////////////////////////////////////////////////////////////////
8  module FIFO(FIFO_if.DUT FIFOif);
9  parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11
12 logic [FIFO_WIDTH-1:0] data_in,data_out;
13 logic clk, rst_n, wr_en, rd_en,wr_ack, overflow,full, empty, almostfull, almostempty, underflow;
14
15 assign clk = FIFOif.clk;
16 assign rst_n = FIFOif.rst_n;
17 assign data_in = FIFOif.data_in;
18 assign wr_en = FIFOif.wr_en;
19 assign rd_en = FIFOif.rd_en;
20 assign FIFOif.data_out=data_out;
21 assign FIFOif.wr_ack=wr_ack;
22 assign FIFOif.overflow=overflow;
23 assign FIFOif.full=full;
24 assign FIFOif.empty=empty;
25 assign FIFOif.almostfull=almostfull;
26 assign FIFOif.almostempty=almostempty;
27 assign FIFOif.underflow=underflow;
28
29 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
30
31 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
32
33 initial $readmemb("FIFO_init.dat", mem); //Initializing the FIFO to be empty
34
35 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
36 reg [max_fifo_addr:0] count;
37
38 always @(posedge clk or negedge rst_n) begin
39     if (!rst_n) begin
40         wr_ptr <= 0;
41         underflow <= 0; //Reseting the Underflow
42         overflow <= 0; //Reseting the Overflow
43         wr_ack <=0;
44     end
45     else if (wr_en && count < FIFO_DEPTH) begin
46         mem[wr_ptr] <= data_in;
47         wr_ack <= 1;
48         wr_ptr <= wr_ptr + 1;
49         overflow <= 0; //Adding condition that if writing then overflow is zero
50     end
51     else begin
52         wr_ack <= 0;
53         if (full & wr_en)
54             overflow <= 1;
55         else
56             overflow <= 0;
57     end
58 end
59
```

# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

```
60 always @(posedge clk or negedge rst_n) begin
61     if (!rst_n) begin
62         rd_ptr <= 0;
63     end
64     else if (rd_en && count != 0) begin
65         data_out <= mem[rd_ptr];
66         rd_ptr <= rd_ptr + 1;
67         underflow <= 0; //Adding condition that if reading then Underflow is zero
68     end
69     else begin //Adding the underflow statements to be sequential and not combinational
70         if (empty & rd_en)
71             underflow <= 1;
72         else
73             underflow <= 0;
74     end
75 end
76
77 always @(posedge clk or negedge rst_n) begin
78     if (!rst_n) begin
79         count <= 0;
80     end
81     else begin
82         if ((wr_en, rd_en) == 2'b10) && !full
83             count <= count + 1;
84         else if ((wr_en, rd_en) == 2'b01) && !empty
85             count <= count - 1;
86         else if (((wr_en, rd_en) == 2'b11) && full) //Added conition when FIFO is full and wr and rd enables are high system reads only
87             count <= count - 1;
88         else if (((wr_en, rd_en) == 2'b11) && empty) //Added conition when FIFO is empty and wr and rd enables are high system writes only
89             count <= count + 1;
90     end
91 end
92
93 assign full = (count == FIFO_DEPTH)? 1 : 0;
94 assign empty = (count == 0)? 1 : 0;
95 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //AlmostFull is when count equal to FIFO_DEPTH-1 Not FIFO_DEPTH-2 as count is incremented on ptr by 1
96 assign almostempty = (count == 1)? 1 : 0;
97
98 ////////////////////////////////////////////////////////////////////Assertions//////////////////////////////////////////////////////////////////
99 property reset_p;
100     @(posedge clk) !rst_n -> (count==0 && !overflow && !underflow && !full && empty && !almostfull && !almostempty && !wr_ack);
101 endproperty
102
103 property overflow_p;
104     @(posedge clk) disable iff (!rst_n) (wr_en && count==8) |>= (overflow && !wr_ack);
105 endproperty
106
107 property underflow_p;
108     @(posedge clk) disable iff (!rst_n) (rd_en && count==0) |>= (underflow);
109 endproperty
110
111 property wr_ack_p;
112     @(posedge clk) disable iff (!rst_n) (count!=8 && wr_en) |>= wr_ack;
113 endproperty
114
115 property full_p;
116     @(posedge clk) disable iff (!rst_n) (count==8) |>= full;
117 endproperty
118
119 property empty_p;
120     @(posedge clk) disable iff (!rst_n) (count==0) |>= empty;
121 endproperty
122
123 property almostfull_p;
124     @(posedge clk) disable iff (!rst_n) (count==7) |>= almostfull;
125 endproperty
126
127 property almostempty_p;
128     @(posedge clk) disable iff (!rst_n) (count==1) |>= almostempty;
129 endproperty
130
131 reset_assertion: assert property(reset_p);
132 overflow_assertion: assert property(overflow_p);
133 underflow_assertion: assert property(underflow_p);
134 wr_ack_assertion: assert property(wr_ack_p);
135 full_assertion: assert property(full_p);
136 empty_assertion: assert property(empty_p);
137 almostfull_assertion: assert property(almostfull_p);
138 almostempty_assertion: assert property(almostempty_p);
139
140 reset_coverage: cover property(reset_p);
141 overflow_coverage: cover property(overflow_p);
142 underflow_coverage: cover property(underflow_p);
143 wr_ack_coverage: cover property(wr_ack_p);
144 full_coverage: cover property(full_p);
145 empty_coverage: cover property(empty_p);
146 almostfull_coverage: cover property(almostfull_p);
147 almostempty_coverage: cover property(almostempty_p);
148
149
150 endmodule
```

# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

## Testbench:

```
FIFO_tb.sv • FIFO_monitor.sv • FIFO_if.sv • FIFO.sv • FIFO_shared_pkg.sv • FIFO_transaction_pkg.sv • FIFO_coverage_p
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_tb.sv
1  import FIFO_transaction_pkg::*;
2  import FIFO_scoreboard_pkg::*;
3  import FIFO_shared_pkg::*;
4
5  module FIFO_tb(FIFO_if.tb FIFOif);
6
7  FIFO_transaction #(16,8) FIFO_tr =new();
8
9  parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11
12 logic [FIFO_WIDTH-1:0] data_in,data_out;
13 logic clk, rst_n, wr_en, rd_en,wr_ack, overflow,full, empty, almostfull, almostempty, underflow;
14
15 assign clk = FIFOif.clk;
16 assign data_out = FIFOif.data_out;
17 assign wr_ack = FIFOif.wr_ack;
18 assign overflow = FIFOif.overflow;
19 assign underflow = FIFOif.underflow;
20 assign full=FIFOif.full;
21 assign empty = FIFOif.empty;
22 assign almostfull = FIFOif.almostfull;
23 assign almostempty = FIFOif.almostempty;
24 assign FIFOif.rst_n = rst_n;
25 assign FIFOif.data_in = data_in;
26 assign FIFOif.wr_en = wr_en;
27 assign FIFOif.rd_en = rd_en;
28
29 initial begin
30
31     rst_n=0; data_in=0; wr_en=0; rd_en=0;
32     @(negedge clk);
33
34     repeat(1000) begin
35         assert(FIFO_tr.randomize());
36         rst_n = FIFO_tr.rst_n;
37         data_in = FIFO_tr.data_in;
38         wr_en = FIFO_tr.wr_en;
39         rd_en = FIFO_tr.rd_en;
40         @(negedge clk);
41     end
42     test_finished=1;
43 end
44
45 endmodule
```

## Interface:

```
FIFO_if.sv • FIFO_tb.sv • FIFO.sv • FIFO_shared_pkg.sv • FIFO_transaction_pkg.sv • FIFO_coverage_pkg.sv • FIFO_scorebo
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_if.sv
1  interface FIFO_if(clk);
2
3  input bit clk;
4
5  parameter FIFO_WIDTH = 16;
6  parameter FIFO_DEPTH = 8;
7
8  logic [FIFO_WIDTH-1:0] data_in;
9  logic rst_n, wr_en, rd_en;
10 logic [FIFO_WIDTH-1:0] data_out;
11 logic wr_ack, overflow;
12 logic full, empty, almostfull, almostempty, underflow;
13
14 modport DUT (
15     input data_in,clk, rst_n, wr_en, rd_en,
16     output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow
17 );
18
19 modport tb (
20     input clk,data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow,
21     output data_in, rst_n, wr_en, rd_en
22 );
23
24 modport MONITOR(
25     input clk,data_in, rst_n, wr_en, rd_en,data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow
26 );
27
28 endinterface
```

# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

## Top module:

```
FIFO_top.v • FIFO_tb.v • FIFO_monitor.v • FIFO_if.v • FIFO.v • FIFO_
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_top.v
1  module FIFO_top();
2  bit clk;
3
4  initial begin
5      clk=0;
6      forever begin
7          #1 clk=~clk;
8      end
9  end
10
11 FIFO_if FIFOif(clk);
12 FIFO FIFOdut(FIFOif);
13 FIFO_tb FIFOtest(FIFOif);
14 FIFO_monitor FIFOmonitor(FIFOif);
15
16 endmodule
```

## Monitor:

```
FIFO_monitor.v • FIFO_if.v • FIFO.v • FIFO_shared_pkg.v • FIFO_transaction_pkg.v • FIFO_coverage_pkg.v •
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_monitor.v
1  import FIFO_transaction_pkg::*;
2  import FIFO_coverage_pkg::*;
3  import FIFO_scoreboard_pkg::*;
4  import FIFO_shared_pkg::*;
5
6  module FIFO_monitor(FIFO_if.MONITOR FIFOif);
7
8  FIFO_transaction FIFO_tr_mon = new();
9  FIFO_coverage FIFO_cv_mon = new();
10 FIFO_scoreboard FIFO_sb_mon = new();
11
12 initial begin
13
14     forever begin
15
16         @(negedge FIFOif.clk);
17
18         FIFO_tr_mon.clk = FIFOif.clk;
19         FIFO_tr_mon.rst_n = FIFOif.rst_n;
20         FIFO_tr_mon.data_in = FIFOif.data_in;
21         FIFO_tr_mon.wr_en = FIFOif.wr_en;
22         FIFO_tr_mon.rd_en = FIFOif.rd_en;
23         FIFO_tr_mon.data_out = FIFOif.data_out;
24         FIFO_tr_mon.wr_ack = FIFOif.wr_ack;
25         FIFO_tr_mon.overflow = FIFOif.overflow;
26         FIFO_tr_mon.underflow = FIFOif.underflow;
27         FIFO_tr_mon.full = FIFOif.full;
28         FIFO_tr_mon.empty = FIFOif.empty;
29         FIFO_tr_mon.almostfull = FIFOif.almostfull;
30         FIFO_tr_mon.almostempty = FIFOif.almostempty;
31
32         fork
33             begin
34                 FIFO_cv_mon.sample_data(FIFO_tr_mon);
35             end
36             begin
37                 FIFO_sb_mon.check_data(FIFO_tr_mon);
38             end
39         join
40
41         if(test_finished==1) begin
42             $display("Error_count=%0d,Correct_count=%0d",Error_count,Correct_count);
43             $stop;
44         end
45     end
46 end
47 endmodule
```

# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

## Shared package:

```
FIFO_if.sv • FIFO_tb.sv • FIFO.sv • FIFO_shared_pkg.sv •
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_shared_pkg.sv
1 package FIFO_shared_pkg;
2
3 int Error_count=0,Correct_count=0;
4 bit test_finished=0;
5
6 endpackage
```

## Transaction package:

```
FIFO_if.sv • FIFO.sv • FIFO_shared_pkg.sv • FIFO_transaction_pkg.sv • FIFO_coverage_pkg.sv •
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_transaction_pkg.sv
1 package FIFO_transaction_pkg;
2
3 import FIFO_shared_pkg::*;
4
5 class FIFO_transaction #(int FIFO_WIDTH = 16 , int FIFO_DEPTH = 8);
6
7 logic [FIFO_WIDTH-1:0] data_out;
8 logic clk,wr_ack, overflow,full, empty, almostfull, almostempty, underflow;
9 rand logic rst_n, wr_en, rd_en;
10 rand logic [FIFO_WIDTH-1:0] data_in;
11 int RD_EN_ON_DIST,WR_EN_ON_DIST;
12
13 function new(int rd_percent = 30,int wr_percent = 70);
14     RD_EN_ON_DIST=rd_percent;
15     WR_EN_ON_DIST=wr_percent;
16 endfunction
17
18 constraint reset{rst_n dist {0:=5,1:=95}};
19 constraint write_enable{wr_en dist{0:=(100-WR_EN_ON_DIST),1:=WR_EN_ON_DIST}};
20 constraint read_enable{rd_en dist{0:=(100-RD_EN_ON_DIST),1:=RD_EN_ON_DIST}};
21
22
23 endclass
24
25 endpackage
```

## Coverage package:

```
FIFO_if.sv • FIFO.sv • FIFO_shared_pkg.sv • FIFO_transaction_pkg.sv • FIFO_coverage_pkg.sv •
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_coverage_pkg.sv
1 package FIFO_coverage_pkg;
2
3 import FIFO_transaction_pkg::*;
4 import FIFO_shared_pkg::*;
5
6
7 class FIFO_coverage #(int FIFO_WIDTH = 16 , int FIFO_DEPTH = 8);
8     FIFO_transaction #(16,8) F_cvg_txn = new();
9     covergroup FIFO_coverage ;
10
11         data_out_cp: coverpoint F_cvg_txn.data_out {
12             bins data_out_bin = {[0:$]};
13             option.weight=0;
14         }
15
16         wr_rd_data_out: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,data_out_cp;
17         wr_rd_wr_ack: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.wr_ack;
18         wr_rd_overflow: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.overflow;
19         wr_rd_underflow: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.underflow;
20         wr_rd_full: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.full;
21         wr_rd_empty: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.empty;
22         wr_rd_almostfull: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.almostfull;
23         wr_rd_almostempty: cross F_cvg_txn.wr_en,F_cvg_txn.rd_en,F_cvg_txn.almostempty;
24         //option.auto_bin_max=0;
25
26     endgroup
27
28     function new();
29         FIFO_coverage = new();
30     endfunction
31
32     function sample_data(FIFO_transaction #(16,8) F_txn);
33         F_cvg_txn = F_txn;
34         FIFO_coverage.sample();
35     endfunction
36 endclass
37 endpackage
```

# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

## Scoreboard Package:

```
FIFO_if.sv • FIFO.sv • FIFO_shared_pkg.sv • FIFO_transaction_pkg.sv • FIFO_coverage_pkg.sv • FIFO_scoreboard_pkg.sv • FIFO_monitor.sv • FIFO_tb.sv • FIFO_...
D: > new hard > Sessions Digital verification > Sync FIFO project > FIFO_scoreboard_pkg.sv
1  package FIFO_scoreboard_pkg;
2
3  import FIFO_transaction_pkg::*;
4  import FIFO_shared_pkg::*;
5
6  class FIFO_scoreboard #(int FIFO_WIDTH = 16 , int FIFO_DEPTH = 8);
7
8  //FIFO queue
9  logic [FIFO_WIDTH-1:0] FIFO_queue [$];
10
11  int count=0;
12  logic [FIFO_WIDTH-1:0] data_out_ref;
13  logic wr_ack_ref, overflow_ref, underflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref;
14
15  function void check_data(FIFO_transaction #(16,8) FIFO_check);
16      reference_model(FIFO_check);
17
18      if((FIFO_check.data_out!=data_out_ref) || (FIFO_check.wr_ack!=wr_ack_ref) || (FIFO_check.overflow!=overflow_ref) || (FIFO_check.underflow!=underflow_ref) ||
19      (FIFO_check.full!=full_ref) || (FIFO_check.empty!=empty_ref) || (FIFO_check.almostfull!=almostfull_ref) || (FIFO_check.almostempty!= almostempty_ref)) begin
20          Error_count++;
21          $display("Error in Checking values");
22      end
23      else
24          Correct_count++;
25  endfunction
26
27  function void reference_model(FIFO_transaction #(16,8) FIFO_ref);
28
29      //Reset Signal//
30      if(!FIFO_ref.rst_n) begin
31          FIFO_queue.delete();
32          count=0; wr_ack_ref=0; overflow_ref=0; underflow_ref=0; full_ref=0; empty_ref=1; almostfull_ref=0; almostempty_ref=0;
33      end
34      else begin
35
36          //Reading and Writing//
37          //write only
38          if(FIFO_ref.rd_en && FIFO_ref.wr_en && count==0) begin
39              underflow_ref=1;
40              FIFO_queue.push_front(FIFO_ref.data_in);
41              wr_ack_ref=1;
42              overflow_ref=0;
43              almostempty_ref=1;
44              almostfull_ref=0;
45              empty_ref=0;
46              full_ref=0;
47
48              count++;
49          end
50          //Read only
51          else if(FIFO_ref.rd_en && FIFO_ref.wr_en && count==8) begin
52              overflow_ref=1;
53              data_out_ref=FIFO_queue.pop_back();
54              wr_ack_ref=0;
55              underflow_ref=0;
56              almostempty_ref=0;
57              almostfull_ref=1;
58              empty_ref=0;
59              full_ref=0;
60
61              count--;
62          end
63          //Write and Read Together
64          else begin
65              if(FIFO_ref.wr_en && count < FIFO_DEPTH) begin
66                  FIFO_queue.push_front(FIFO_ref.data_in);
67                  count++;
68              end
69              if(FIFO_ref.rd_en && (count != 0)) begin
70                  data_out_ref=FIFO_queue.pop_back();
71                  count--;
72              end
73
74          //All Control signals
75          //Over and Under flow Signals//
76          //Overflow signal
77          if(FIFO_ref.wr_en && count == FIFO_DEPTH) overflow_ref=1;
78          else overflow_ref=0;
79          //Underflow signal
80          if(FIFO_ref.rd_en && empty_ref) underflow_ref=1;
81          else underflow_ref=0;
82          //Write acknowledge Signal//
83          if((FIFO_ref.rd_en && FIFO_ref.wr_en && empty_ref) || (FIFO_ref.wr_en && count <= FIFO_DEPTH && overflow_ref==0)) wr_ack_ref=1;
84          else wr_ack_ref=0;
85          //full and empty Signals//
86          //Full signal
87          if(count == FIFO_DEPTH) full_ref=1;
88          else full_ref =0;
89          //Empty signal
90          if(count == 0) empty_ref=1;
91          else empty_ref=0;
```

## Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

```
92 //////////////////////////////////////////////////Almost empty and full Signals////////////////////////////////////
93 //Almost empty signal
94 if(count == 1) almostempty_ref=1;
95 else almostempty_ref=0;
96 //Almost full signal
97 if(count==(FIFO_DEPTH-1)) almostfull_ref=1;
98 else almostfull_ref=0;
99
100 end
101 endfunction
102 endclass
103 endpackage
```

### 4) Questa snippets:

Bugs in the design are explained in the comments section and updated in the design.

### Transcript:

```
# Error_count=0,Correct_count=1002
# ** Note: $stop : FIFO_monitor.sv(45)
# Time: 2004 ns Iteration: 1 Instance: /FIFO_top/FIFOmonitor
# Break in Module FIFO_monitor at FIFO_monitor.sv line 45
```

### Cross Coverage:

/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_1	100.00%					
TYPE FIFO_coverage	100.00%	100	100.00...			auto(1)
CVP FIFO_coverage::data_out_cp	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_0#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_1#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.almostempty__2#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_3#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_4#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.almostfull__5#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_6#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_7#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.empty__8#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_9#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_10#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.full__11#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_12#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_13#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.underflow__14#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_15#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_16#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.overflow__17#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_18#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_19#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_ack_20#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.wr_en_21#})	100.00%	100	100.00...			
CVP FIFO_coverage::({#F_cvg_bmn.rd_en_22#})	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_data_out	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_wr_ack	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_overflow	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_underflow	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_full	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_empty	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_almostfull	100.00%	100	100.00...			
CROSS FIFO_coverage::wr_rd_almostempty	100.00%	100	100.00...			



# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)


## Assertion coverage and Directive coverage:

Assertions									
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Pe	
/FIFO_top/FIFOdut/reset_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOdut/overflow_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOdut/underflow_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOdut/wr_ack_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOdut/full_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOdut/empty_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOdut/almostfull_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOdut/almostempty_assertion	Concurrent	SVA	on	0	1	-	0B		
/FIFO_top/FIFOtest/#publk#182146786#35/immed__36	Immediate	SVA	on	0	1	-	-		

Cover Directives												
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory
/FIFO_top/FIFOdut/reset_coverage	SVA	✓	Off	56	1	Unli...	1	100%	✓	✓	0	0
/FIFO_top/FIFOdut/overflow_coverage	SVA	✓	Off	128	1	Unli...	1	100%	✓	✓	0	0
/FIFO_top/FIFOdut/underflow_coverage	SVA	✓	Off	22	1	Unli...	1	100%	✓	✓	0	0
/FIFO_top/FIFOdut/wr_ack_coverage	SVA	✓	Off	482	1	Unli...	1	100%	✓	✓	0	0
/FIFO_top/FIFOdut/full_coverage	SVA	✓	Off	204	1	Unli...	1	100%	✓	✓	0	0
/FIFO_top/FIFOdut/empty_coverage	SVA	✓	Off	88	1	Unli...	1	100%	✓	✓	0	0
/FIFO_top/FIFOdut/almostfull_coverage	SVA	✓	Off	136	1	Unli...	1	100%	✓	✓	0	0
/FIFO_top/FIFOdut/almostempty_coverage	SVA	✓	Off	102	1	Unli...	1	100%	✓	✓	0	0


## Test cases:

Initializing the FIFO with zeros then activating the reset then random write and read operations.



# Abdelrahman Khaled Fouad -----> Project 1 (FIFO project)

Comparing Reference model with Transaction model.



Overall view of the simulation.

